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1.0 SUMMARY
A thermal vacuum breadboard power processor was designed, developed,
fabricated, and tested for use with a 30cm ion thruster. The ion engine
was operated with the power processor for over one hundred (100) hours
under all operating conditions - start, shutdown, arcing, steady-state
at voltage and beam current extremes - with no operational problems.
There was no failure of any kind of the power silicon-controlled
rectifier during these tests, thereby demonstrating the ruggedness of
the SCR series resonant inverter stage.
The basic power stage is a silicon-controlled rectifier series
resonant inverter with the excessive series resonant capacitor energy
circulated through the load and returned to the source. Two series
resonant Inverter power stages were used. One inverter provided power
to the screen and accelerator outputs and the other inverter provided
power to the ten other outputs. The maximum frequency of operation
was 20kHz.
A digital interface unit was included so that a computer could be
directly coupled to the power processor to provide automatic computer
controlled operation.
All digital logic circuits were implemented with high threshold
family of logic elements to obtain high noise immunity during arcing of
the ion engine.
The two-loop control system has been incorporated in all critical
regulators to maintain high regulation accuracy. It also provides fast
dynamic response so that perturbations on the power processor output are
minimized during dynamic variations of the power source or during dynamic
variations of the ion thruster loading on the power processor.
The following is a summary of the 30cm ion engine power processor
breadboard characteristics including digital interface unit:
o Input: 200 to 400Vdc
o Output: 12 outputs per requirements of
Appendix A
o Output Power: 3.6kW maximum
o Commands: 5 on/off plus four analog signals
per requirements of Appendix A
o Telemetry: 16 channels
o Size: 145cm (57in) x 65cm (26in) x 13.6cm
(5.38in)
o Weight of Components: 19.2 kilograms (42.24 lbs>
o Efficiency: 84% at full power to 65% at 1/4
power
o Total Part Count: 3044
o Total in Line Components
for Reliability Analysis: 2041
The breadboard power processor was checked out with a resistive
load bank to simulate the range of ion engine static loading and fault
characteristics. After room ambient tests were completed, the bread-
board was tested in a thermal vacuum environment with the resistive
load bank. The following functional tests were conducted:
o Startup of the power processor at 0°F baseplate
temperature
o Operation of the power processor until temperature
stability was obtained and the thermocouple read-
ings recorded to assure safe operating temperatures
for all components.
o Shutdown and startup of the power processor at
high baseplate temperature.
The effort on the thermal vacuum breadboard power processor program
was concluded with the aforementioned highly successful, over one hundred
(100) hours, integration test with the 30cm ion thruster at TRW Systems.
2.0 INTRODUCTION
During the past few years, NASA, TRW and other government contractors
have performed studies on solar-powered electric spacecraft. The results
of these studies indicate that the development of a lightweight SCR series
resonant power processor could greatly enhance spacecraft performance and
reliability. Thus, the NASA Lewis "Electric Propulsion Power Processor"
program is recognized as an important link in the development of a truly
flightworthy, electrically-propelled spacecraft.
High power silicon-controlled rectifiers (SCR's) or thyristors have
been used in high voltage and high power equipment for industrial appli-
cations for many years. The design objectives in industry were primarily
low cost and low maintenance whereas the design requirements for space
equipment are low weight and high efficiency. Power processor inefficiency
results in spacecraft weight penalties due to increased power source capac-
ity and heat rejection capability.
Future high power spacecraft will be using high voltage distribution
to minimize the cable weight and losses and will have high power loads
such as electric propulsion, direct broadcast communications and other
high power loads or experiments.
The "Electric Propulsion Power Processor" program's objective was to
design, construct and test a power processor breadboard designed to operate
in a thermal vacuum environment. The SCR series resonant inverter was
used as the basic power stage for inverting the input power from a solar
array, and an analog signal to discrete time interval converter (ASDTIC)
was used as the low level amplifier and control stage for regulated current
and voltage outputs. These basic circuits, which were initially developed
at NASA ERC, were applied by TRW to the design of a power processing system
capable of meeting the load requirements of a 30CM hollow cathode mercury
ion engine.
3.0 30CM ION ENGINE POWER PROCESSOR THERMAL-VACUUM BREADBOARD
The 30CM Ion Engine Power Processor Thermal-Vacuum Breadboard was
designed to operate the 30CM hollow cathode mercury ion engine in a vacuum
environment. The 30CM ion engine power processor design is based on work
performed on the 20CM power processor breadboard design, fabrication, test
and integration with JPL's 20CM ion engine and system studies in support of
solar electric propulsion spacecraft. The detail requirement specifica-
tion is included in Appendix As 30CM Ion Thruster Power Processor Specifica-
ti on. o
A detailed electrical design was performed and a complete power pro-
cessor thermal-vacuum breadboard was fabricated.. Testing was performed with
a simulated resistive load at room ambient and in a vacuum environment to
demonstrate compliance with the power processor specification over the load
range and overload conditions. The power processor was integration tested
with a 30CM ion engine to demonstrate compatibility with engine operation.
An analysis of the power processor design is presented in order to
indicate where penalties exist and where improvements can be made.
A summary of the test data is presented to verify power processor
operation.
3.1 Power Processor System Block Diagram
A block diagram of the ion thruster power processor is shown in Figure
3.1. The power processor can be divided into five basic groups.
o The power circuit
o The output regulator circuitry
o The command and protection circuit
o The telemetry circuit
o The digital interface unit
The mechanization of the system is influenced by the following items:
o Engine Control functions during startup, during normal
operation and during overload
o Use of the SCR series resonant inverter power stage
o Maximize efficiency
o Maintaining all control electronics at ground potential
o System grounding philosophy
FIGURE 3.1. 30CM ION ENGINE POWER PROCESSOR BLOCK DIAGRAM
The power processor must include the following in the design of
the power stage: (1) methods of isolating the input power bus from
effects of output voltage and/or power variations; (2) methods of pre-
venting output fault conditions being directly fed back to the power
source thereby avoiding collapse of the power source; and, (3) methods
of controlling the operational conditons of the Semiconductor components
to avoid their overstress during startup, input voltage variations, and
output fault conditions. The basic design of this power processor uses
a L-C series resonant inverter which acts as a current limiting imped-
ance between the power source and ion engine load. The L-C tank provides
the instantaneous current limiting protection and the control electronics
provides the long term protection or current limiting by adjusting the
duty cycle modulation of the inverter stage.
The L-C series resonant inverter has another basic advantage in that
the semiconductor current is a sinewave which reduces the power semicon-
ductor switching losses and which eliminates the higher order harmonics.
These higher order harmonics contribute to electromagnetic interfer-
ence both in the power processor and in other equipment on the spacecraft.
The 30CM power processor is designed with two series resonant inverter
power stages using a total of eight high power semiconductor switching ele-
ments to process all the power to the ion engine. One inverter supplies
2.62KW of output power for the ion engine screen and accelerator outputs.
The second inverter is designed for about 1KW to supply the power for the
remaining ion engine outputs and for the internal power for control elect-
ronics and the digital interface unit.
The two stage L-C input filter acts as a two way filter: (1) it main-
tains the current reflected from the power processor back into the source
at a level required to meet the EMI requirements, and, (2) it minimizes
the effects on the power processor of any perturbations caused by other equip-
ment being fed from the primary power bus.
The ASDTIC has been incorporated in all critical regulators in
order to maintain close static regulation around the set points, and
thus the calculated propulsion error shall be minimized despite power
source and load variations. The ASDTIC also provides fast dynamic
performance so that perturbations on the power processor output are
minimized during dynamic variations of tie power source or during
dynamic variations of the ion thruster loading on the power processor.
This fast dynamic response reduces power processor output voltage
overshoots and overstress on power circuit components. This fast dynam-
ic response reduces the current transient reflected to the power source
during load transients thereby protecting the high impedance primary
power bus from collapse or wide voltage variations with the coupling
effect on other equipment.
Series Inverter No. 1 is the multiple output inverter. This
inverter which runs at a constant frequency provides a constant current
source to its series connected loads. This inverter supplies the following
seriesed transformers whose secondaries can supply current directly to
the outputs or can be shorted resulting in zero power being delivered to the
outputs.
• PS1 - Main Vaporizer Supply
• PS2 - Cathode Vaporizer Supply
• PS3 - Cathode Heater Supply
• PS4 - Isolator Supply
• PS5 - Neutralizer Heater Supply
• PS6 - Neutralizer Vaporizer Supply
t PS7 - Neutralizer Keeper Supply
• PS8 - Cathode Keeper Supply
• PS9 - Discharge Supply
• PS12- Magnetic Baffle Supply
• Internal Auxiliary Supply
The total power rating of the multiple inverter is about 1KW.
SCR series inverter No. 2 supplies the PS10 and PS11 outputs
(accelerator and screen outputs) and has a power rating of 2.62KW. Its
duty cycle of modulation varies proportional to the output power.
The command and protection circuitry of the power processing units
provides all the necessary commands to startup and shutdown the pro-
cessing unit. It also provides automatic recycling of the power pro-
cessor in the event of any arcs that occur within the thruster or be-
tween the thruster and the facility ground.
All telemetry outputs of the power processor are analog voltage
signals having an amplitude from 0 to 5VDC. The telemetry signals are
isolated from all other ground systems in the power processing unit.
The digital interface unit is designed to transfer 16 bit digital
words between a computer and the power processor. The input and output
data from digitized command and telemetry units will be in 16-bit parallel
format where the first 6 bits will be the address or identification and the
last 10 bits will be data bits.
Detail block diagrams of each section are included in Appendix B.
3.2 Electrical Design
A brief summary of the electrical design is presented for the two
inverters in Figure 3.1.
3.2.1 The Accelerator and Screen Supplies
In the following sections, the power stage design, the inverter control
logic and the regulator control system are discussed.
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3.2.1.1 Power Stage
The schematic of the VI0, VI1 series inverter power stage is shown in
Figure 3.2. The inverter consists of the main SCR's (SCR! and SCR2), aux-
iliary SCR's (SCR3 and SCR4), the series resonant inductors (LI, L2, L3,
L4, L5), the series resonant capacitors (Cl, C2), the suppression networks
for the main and auxiliary SCR's, and the output circuitry.
Circuit operation is as follows:
o With Cl charged to V > 450V and C2 charged to V < 0 auxiliary
SCR (SCR4) is turned on to circulate energy in C2 into trans-
former T and energy in Cl back to the source.
o When the voltage on Cl reaches 450V, SCR1 is turned on
causing an oscillatory current to flow through the series
combination of LI, L5, T, Cl and C2.
o As the current passes through zero, SCR1 is turned off
and C2 is charged to a voltage higher than the supply
voltage.
o Auxiliary SCR (SCR3) is next turned on to circulate
energy in Cl into transformer T and energy in C2 back to
the source.
o When the voltage on C2 reaches 450V, SCR2 is turned on
causing current to flow through L2, L5, T, Cl and C2. The
turning off of SCR2 completes one full cycle.
The current flowing through transformer T when the SCR's are conducting
develops a voltage which is rectified, filtered and delivered to the load.
Regulation is achieved by sensing the output voltage and then controlling
the repetition rate of the SCR's.
3.2.1.2 SCR Series Inverter Control Logic
The SCR series inverter control logic has the following requirements:
o Limiting of the series capacitor voltage
o Detection of the end of a power half-cycle
o Starting procedure
o Regulation requirement
o Sequencing of SCR's for different half-cycles.
The SCR series inverter control logic block diagram is shown in
Figure 3.3. A capacitor voltage sensor continuously monitors the voltages
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on the series resonant inverter capacitors and programs the firing of
the main line power SCR's in such a manner that the voltage rating of the
components in the circuit are never exceeded.
The next protection function is to determine when the current in the
main power SCR has gone to zero so that the next power half-cycle can be
initiated. This function is mechanized by sensing that a reverse voltage
condition has existed on the power SCR for at least the minimum off time
to guarantee that the power SCR is off.
Now that the normal running protection functions have been .identified,
it is necessary to provide the correct starting procedure. When the system
is initially activated, reverse voltage condition does not exist on either
of the two main line power SCR's. To start the series resonant inverter,
a low frequency oscillator becomes active and causes the control logic to
switch and current to. flow in the power SCR. Once the system is running
normally, the low frequency oscillator is disabled.
The output regulator control signal determines the repetition rate of
the SCR's by inhibiting the SCR firing signals.
Figure 3.4 shows the detail schematic of the SCR series inverter con-
trol logic. High threshold logic digital circuits are used because of/
their high noise immunity (about 6V) and therefore are immune to high EMI
noise generated by the switching noise of high current circuits. Ul and
U9 are the voltage comparators which sense reverse voltage on the main
SCR's. U2 is a pulse stretcher which provides the minimum off time before
another half-cycle can commence. U4 is the start oscillator, U5 is the
local bistable, U6 is a Nand gate which couples the regulator signal into
the control logic, U7 is the main bistable which commands the SCR firing,
U8 is a buffer stage to drive the bias driver circuit. U12 is an optical
isolator to isolate the ON/OFF command signal to the inverter. U13 and
U14 provide the ON/OFF command interface. U16 and U17 are the voltage
comparators which sense the capacitor voltages. U18 and U19 are Nand gates
which determine which SCR is to be fired. U20, U21, U22, U23, U24, U26, and
U27 form the SCR gate firing pulse forming network.
12
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The SCR firing circuit is shown in Figure 3.5. The SCR firing
circuit takes the low level signal from the control logic and converts
it into a high level current pulse to trigger the SCR. The current
pulse is coupled through a pulse transformer to isolate the control
circuitry from the SCR which is elevated at a few hundred volts. The
series connected diodes across the secondary of the transformer provides
reverse bias to the gate during the transformer flyback period. This
reverse bias prevents noise from firing the SCR.
3.2.1.3 V10, VII Regulator and Output Circuitry
The block diagram for the VI0 and Vll output circuitry is shown
in Figure 3.6. Both high voltage outputs are combined into a single
power stage in order to reduce overall part count. The current flowing
through transformer Tl when the SCR's are conducting develops a voltage
which is rectified, filtered and delivered to the load. Regulation is
achieved by sensing the Vll output and then controlling the repetition
rate of the SCR's. Output limiting resistors RL1 and RL2 control the
peak current that can flow from the output filter capacitors Cl, C2 and
C3. The limiting resistors not only limit the peak output current, but
they also control the transient voltage that can appear on the cabling
to the engine and the transient voltage between the output ground and
engine ground.
The supply has two regulating loops in addition to a series regulator
for the accelerator output.
o Vll output regulation by means of operational amplifier Ul
o 110 overload control by means of operational amplifier U2
The voltage regulating loop incorporates the ASDTIC control system to
maintain output regulation accuracy and regulator stability. The DC loop
senses the Vll output voltage and the AC loop senses the stored energy
in the cutput capacitor Cl by means of a current transformer. The 110
overload control comes into action during shorts on the V10 output and
protects the N3 winding from damage since it is designed to pass only
200mA instead of 2.2A which is the total capacity of the series resonant
inverter. The output signals from the operational amplifiers control the
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threshold detector, the input/output ground isolation circuit, and
the control logic for the SCR series inverter. The input/output ground
isolation separates the output ground return from the input power ground
return for the SCR series inverter control logic.
Since the output voltage of VII is variable from 1100VDC to 1500VDC,
a series regulator was incorporated into the -1000VDC, V I Q > supply. The series
regulator is short circuit protected by the fact that it is driven from
a current limited source.
Schematics of the V10/V11 regulator output stage are shown in Figure
3.7 and 3.8.
The circuits for the bias driver and the Vll telemetry isolator are
shown in Figure 3.9, and 3.10 respectively. The bias driver is used to
hold the transformer core flux at either end of its excursion during the
time when no power current is flowing. This provides maximum flux cap-
ability for the next half-cycle and insures that the core will not saturate.
If the bias driver was not used, the unbalance in alternate half-cycles
would tend to drive the flux toward one end and eventually saturate the
core. The circuit consists of a constant current source and two transistor
switches activated by commands from the inverter control logic to drive
current into the transformer in the proper direction.
The Vll telemetry isolator is used to isolate the Vll telemetry ground
from the output ground. The Vll output is sensed and then converted into a
current signal in the operational amplifier which is then fed to a magnetic
amplifier. The output of the magnetic amplifier is rectified and the cur-
rent is converted back to a voltage across resistor Ro. The magnetic
amplifier provides the ground isolation.
3.2.2 The Multiple Output Inverter
The multiple output inverter uses the same series resonant power stage
as the screen and accelerator inverter. The output stage shown in dashed
lines in Figure 3.2 is replaced by the output stage shown in Figure 3.11.
The sinusoidal current I flowing through the series connected output
transformer string shown in Figure 3.11 is a constant frequency, constant
amplitude current. The turns ratio of the series connected transformers
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determine the power sharing of the series string. Regulation of each out-
put is achieved by phase firing of the shunt transistor which shunts the
transformer secondary current thus regulating the output.
3.2.2.1 Multiple Inverter Output Regulator and Output Stage
A block diagram of the Main Vaporizer Supply (VI) is shown in Figure
3.12 and it shall be discussed as a typical multiple inverter output.
Detail block diagrams of all the multiple inverter outputs are presented
in Appendix B, Section 7.0.
Constant frequency current of 20kHz from the multiple output inverter
excites the primary of the current transformer Tl. The primary current in
Nl is allowed to flow in winding N2 to the output filter capacitor Co. To
control the output current and voltage amplitudes, shorting transistor Q
is turned on thereby placing a short across winding N3 with the result that
all secondary current transfers from winding N2 to winding N3 and zero
power is transferred through winding N2. The only losses are those to
satisfy magnetic and shorting transistor losses.
There are three regulating loops:
o VI voltage limiting by means of T2 and oper-
ational amplifier Ul.
o II current limiting by means of operational
amplifier U2.
o Beam current control by means of operational
amplifier U3.
The first two loops are for maximum voltage and current limiting. The
current loop has three externally selectable reference levels for varying
the current limit points. The third loop is unique to the three vaporizer
supplies (Main, Cathode, and Neutralizer), and in the Main Vaporizer controls
the ion engine beam current flow by varying the power applied to the vapor-
izer. The current regulating loops utilize the ASDTIC principle to perform
the system regulation. The ramp function is added to the output of the
operational amplifier to obtain regulator stability when operating in a
constant frequency system.
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To limit the output at no load operation a power zener diode VR1
conducts and clamps the maximum output voltage. Because the VI otuput
is referenced to ion engine ground, the 1.5KV output can arc over to
the VI output and cause excessive voltage. To protect the output power
components, blocking diode CR1 is inserted in series with the output
line.
Schematics of the VI regulator and VI output stage are shown in
Figures 3.13 and 3.14 respectively.
The schematics of the other regulators and output stages are similar
depending on the number of control loops, output power and filtering
requirements.
3.2.2.2 Ramp Generator
In a constant frequency system, it was found that an inherent in-
stability was caused by an increase of the ratio B/M, where B is the
average load current, and M is the peak current. It was found that, when
the ratio exceeds a certain critical value, the regulated system becomes
unstable. The desired stability was acquired by adding another ramp
function to the existing integrator ramp during the on-time. Figure
3.15 is the schematic of the ramp generator that is used to inject a
ramp function in the regulators.
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3.3 Mechanical Design
The 30CM ion engine power processor breadboard mechanical design
includes the following features:
o Packaging technique to provide for operation in a
thermal vacuum environment
o Separation of control circuit, power circuits and high
voltage circuits
o Grouping of control circuit components into removable
modules for maintainability and tests
o Layout of power components and component mounting
procedure to minimize component temperature rise
o Separation of signal lines from power lines for noise
isolation
o Separation of the input and output connectors to provide
isolation of functions
o Packaging technique to control electromagnetic conducted
and radiated interference.
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The size of the baseplate has been selected to control the max-
imum baseplate temperature to 140°F.
3.3.1 Mechanical Layout
Figure 3.16 shows the mechanical layout of the power processor.
Its overall envelope dimensions are 145cm (57in) x 66cm (26in) x 13.6cm
(5.38in) high. The unit is designed to operate in a thermal vacuum
envi ronment.
The breadboard was laid out in such a fashion so as to optimize
the power flow from input to output, to separate the high voltage circuitry
from the low voltage circuitry, to determine optimum grouping of compon-
ents so that noise coupling from the high power circuitry to the control
circuitry would be minimized and to determine the interwiring between
functions.
The baseplate of the unit is a sheet of 60 mil aluminum 57in long
by 26in wide. A rib one inch in from the edge is welded completely around
the baseplate to give it structural rigidity. The outside rib is also used
to mount the input and output connectors to the power processor. Five
cross-ribs are welded onto the baseplate to give additional rigidity for the
center of the baseplate.
Referring to Figure 3.16, the input power comes into the input
filter area at the top of the baseplate through connector Jl and then
into the beam supply inverter. The multiple output inverter is on the
right side of the breadboard. All of the output circuitry is- located
near the bottom of the breadboard close to the output connectors. The
high voltage outputs are on the right side and the low voltage outputs
are on the left side of the power processor breadboard. The low level
control cards are mounted near the top and left side of the breadboard
away from the high power circuitry which is located near the center
and bottom.
Figure 3.17 shows a typical output board. This board is for an output
referenced at engine ground. The aluminum plate acts as a heat sink to
conduct the heat dissipated by the power components on the board to the
baseplate where it is radiated.
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FIGURE 3.16. 30CM ION ENGINE POWER PROCESSOR
THERMAL VACUUM BREADBOARD LAYOUT
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Figure 3.18 shows an output board where the output is referenced
at the screen potential. The components mounted on the board are iso-
lated with beryllium oxide washers for high voltage insulation. The
output board itself is further isolated from the baseplate by the use
of beryllium oxide insulators.
Figure 3.19 shows a photograph of the power processor breadboard.
3.3.2 Control Electronic Cards
The control electronic cards are fabricated on Sin x lOin and 5in x 5in
assemblies with Cannon D type connectors for easy removal. An aluminum
frame around the card provides a means for mounting the assembly to the
baseplate and also provides mounting for the Cannon connector. Two types
of control cards were fabricated. Printed circuit cards were used where
circuit commonality enabled several cards of one type to be used i.e., the
inverter logic cards and all the output regulator cards. The output reg-
ulator cards were made for the worst case design for Darts deleted in the con-
struction of the board for a particular regulator. Figure 3.20 shows a
typical printed circuit card, in this case an inverter logic card. Where
there was no commonality, hard wiring was used to fabricate the cards. The
control logic and digital interface cards were constructed in this manner.
Figure 3.21 and 3.22 are typical hard wired cards for the different frame sizes,
3.4 3QCM Power Processor Test Results
Tests were performed on the 30CM Power Processor Breadboard driving a
resistive load bank to check regulation, efficiency, command and protection
circuit operation, telemetry circuit operation and digital interface circuit
operation.
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The breadboard operated normally during command and protection circuitry
tests and d i g i t a l interface circuitry tests. High c i r c u l a t i n g currents were
noticed when shorts were a p p l i e d to the screen supply output. The high currents
are a result of the capacitors in the output EMI filters discharging when a
short is applied to the output of the screen supply. This current causes high
transient voltages to appear across the output and input ground returns. To
decrease the transient voltage to a safe level, capacitors were added from the
input ground to chassis and from the output ground to chassis.
The screen supply uses the ASDTIC principle for its regulating loop. The
screen supply output voltage is tabulated below as a function of input line
voltage and output current. The screen supply output voltage variation was
2v or 0.18%. The specification requirement is 1%.
SCREEN SUPPLY OUTPUT VOLTAGE-VOLTS DC
V i n
200
300
400
'Out " AmpS
2.0
1 101 .9
1100.4
1 100.6
1.5
1103.2
1101 .7
1 101 .6
1 .0
1103-9
1102.2
1102.0
0.5
1104.4
1102.5
1103.3
The main advantage of the series resonant inverter is that it is a current
source and does not reflect a high peak surge current back to the power source.
Figure 3-23 is an oscilloscope photo of the input current during turn on of the
high power screen supply.
Figure 3-24 is an oscilloscope photo of the input current upon application
and release of a short on the output of the screen supply.
Figure 3-25 is the screen voltage waveform at turn on. Figure 3.26 is the
screen voltage waveform during an output short.
During all of these transient conditions, no large current surge was drawn
from the dc power bus that could cause collapse of the current l i m i t e d solar
array source. No a d d i t i o n a l current regulator circuitry was needed to provide
this protection feature which is inherent in the series resonant inverter design,
The power processor electrical performance data with V input = 300v and
all outputs operating
 at maximum power is presented in TABLE 3-1. This is an
unrealistic condition.
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I = 2A/div
T = 20ms/div
FIGURE 3.23. INPUT CURRENT DURING TURN-ON
I = 2A/div
T = 5ms/div
FIGURE 3.24. INPUT CURRENT DURING SHORT
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V = 200V/div
T = 50ms/div
FIGURE 3.25. SCREEN VOLTAGE DURING TURN-ON
V = 200V/div
T = 50ms/div
FIGURE 3.26. SCREEN VOLTAGE DURING SHORT
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The input and output data over the input l i n e range of +200v to +400vdc
when operating at 2 Amps beam current is presented in Tables 3 ~ l l , 3 ~ l ' l > and
3-IV. Tables 3~V through 3 - X I I I present the data when operating at 1.5, 1.0,
and 0.5 Amps beam current. Efficiency ranged from 82.35% to 84.13% at 2 Amps
beam current and 60.19% to 63.80% at 0.5 Amps beam current. The VII regulation
is ±2v out of llOOv (±0.18%) for all conditions of li n e and load variations.
Overall efficiency of the 30cm power processor as a function of input
voltage and beam current is plotted in Figure 3-^7-
TABLE 3-1 30cm POWER PROCESSOR ELECTRICAL PERFORMANCE WITH
RESISTIVE LOAD BANK OPERATING AT MAXIMUM POWER
I Beam = 2AMP Vin = 300V
FUNCTION
Vin (Main)
Vin (Aux.)
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
VI 1
V12
VOLTAGE
VOLTS
300.5
33
8.839
8.770
13.46
8.603
7.949
8.974
17.74
50.92
37.15
-497.5
1095
0.749
CURRENT
AMPS
11.56
0.55
1.824
1 .821
5.553
3.692
4.644
1 .821
2.791
0.930
14.08
10 ma
1.949
2.220
RIPPLE
MAP-P
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
3473.697
18.150
16.122
15.970
74.783
31.762
36.915
16.342
49.512
47.356
523.072
4.975
2134.155
1.663
2952.587
84.56%
Max Power
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TABLE 3 - 1 1 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 2 AMP Vin = 200V
FUNCTION
Vin (Main)
V I
V2
V3
VA
V5
V6
V7
V8
V9
V10
VI 1
V 1 2
VOLTAGE
VOLTS
20*4.7
7.215
3-569
3.445
11 .858
10.555
39.41
-503.9
1 101.9
.09
CURRENT
AMPS
16.46
1 .062
1 .090
1.135
1.995
.735
13.96
10.398 ma
1.971
.46
R I P P L E
MAP-P
200
100
85
170
140
28
310
55v
380
TOTAL OUTPUT POWER
E F F I C I E N C Y
POWER
WATTS
3368.56
7.66
3.89
—
--
--
3.91
23.69
7.76
550.16
5.24
2171.84
.04
2774.19
82.35%
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TABLE 3-1 I I 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH R E S I S T I V E LOAD BANK
I Beam = 2AMP Vin = 300V
FUNCTION VOLTAGE
VOLTS
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
VI 1
V12
309-1
7.138
3.529
—
—
—
3.439
1 1 .942
10.527
39-46
-498.9
1 100.4
.091
CURRENT RIPPLE POWER
AMPS j MAP-P WATTS
10.672 210 3298.79
1.0583 80
1.087 72
7.55
3.84
1.137 140 3.91
2.014 100 24.05
.7362 26
13.98
10.3 ma
1 .972
.46
300
50V
200
TOTAL OUTPUT POWER
EF F I C I E N C Y
7.75
551 .65
5.14
2169.99
.04
2773-92
84.09%
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TABLE 3-IV 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 2AMP Vin - 400V
FUNCTION
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
V l l
V12
VOLTAGE
VOLTS
391.9
7.195
3.387
—
—
3.435
11. 94
10.308
39.06
-503.6
1 100.6
.0915
CURRENT
AMPS
8.390
1.0596
1 .032
1.130
2.011
.7181
13.89
10.39 ma
1.964
.46
RIPPLE
MAP-P
210
56
70
120
110
2k
340
50V
220
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
3288.01
7.62
3.49
3.88
24.01
7.40
542.54
5.32
2171.85
.04
2766.15
84. 133
46
TABLE 3-V 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = ].5AMP Vin = 200V
FUNCTION
V i n
VI
V2
V3
V5
V6
V7
V8
V9
V10
V l l
V12
VOLTAGE
VOLTS
202.5
7.226
3.567
3.446
11 .894
10.690
40.18
-502.6
1103-2
.353
CURRENT
AMPS
13.11
1 .0629
1.087
—
—
1.135
2.007
.7418
10.58
10.38 ma
1.477
2.05
TOTAL OUTFIT
EFF
RIPPLE
MAP-P
400
100
90
160
150
32
240
60V
780
T POWER
CIENCY
POWER
WATTS
2654.77
7.68
3.88
—
—
3.91
23-87
7.93
425.10
5.22
1629.43
.72
2107-74
79.39%
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TABLE 3-VI 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam - 1.5AMPS Vin = 300V
FUNCTION
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
VIO
V l l
V 1 2
VOLTAGE
VOLTS
303.7
7.177
3.556
—
—
—
3.^38
11.98*4
10.56
40.02
-498.2
1101 .7
.35
CURRENT
AMPS
8.492
1.059
1 .087
—
—
—
1 .134
2.025
.733
10.58
10.286 ma
1.482
2.05
RIPPLE
MAP-P
420
90
80
—
160
120
30
240
50V
7.0
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
2579.02
7.60
3.86
—
—
—
3-90
24.27
7.74
423.41
5.12
1632.72
.72
2109.34
81 .79%
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TABLE 3-VII 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 1.5AMP Vin = 400V
FUNCTION
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
V l l
V12
VOLTAGE
VOLTS
393.1
7.191
3.565
—
—
—
3.428
1 1.887
10.467
40.02
-501 .8
1101 .6
.35
CURRENT
AMPS
6.581
1.059
1.090
—
—
—
1.128
2.005
.7223
10.48
10.355 ma
1 .471
2.04
RIPPLE
MAP-P
380
70
64
—
—
—
140
110
26
300
60V
680
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
2587.16
7.61
3.88
—
—
—
3.87
23.83
7.56
419.41
5.20
1620.45
.72
2092.53
80.88%
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TABLE 3 - V I I I 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 1AMP Vin = 200V
FUNCTION
V i n
VI
V2
V3
VI*
V5
V6
V7
V8
V9
V10
VI 1
V12
VOLTAGE
VOLTS
202.5
7.2*42
3.570
3-393
11 .9^ 8
10.778
39.97
-502.1
1103.9
• 35
CURRENT
AMPS
9.690
1 .065
1.096
—
—
—
1 . 1 1 9
2.015
.7442
6.98
10.35 ma
1 .0091
2.04
RIPPLE
MAP-P
480
100
100
180
160
30
200
65V
1.3
TOTAL OUTPUT POWER
EFFICIENCY
i
POWER
WATTS
1962.22
7.71
3-91
3.80
24.07
8.02
278.99
5.20
1113.94
.72
1446.36
73.71%
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TABLE 3-IX 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 1AMP Vin = 300V
FUNCTION
V i n
V I
V2
V3
V4
V5
V6
V7
V8
V9
V10
V l l
VI2
VOLTAGE
VOLTS
303.5
7.193
3-565
3.431
11 .891
10. 748
39,90
-1*99.0
1102.2
.35
CURRENT
AMPS
6.168
1 .0607
1 .090
—
—
—
1 .129
2.007
.7425
6.98
10.29 ma
1.0075
2.0*4
RIPPLE
MAP-P
370
95
90
—
—
—
170
125
32
210
65V
780
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
1871.93
7.63
3.88
—
—
3.87
23.86
7.98
278.50
5.13
1 110.47
.72
1442.04
77.03%
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TABLE 3-X 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 1AMP Vin = 400V
FUNCTION
V i n
V I
V2
V3
V4
V5
V6
V7
V8
V9
V10
VII
V12
VOLTAGE
VOLTS
392.3
7.19*1
3.56/4
—
—
—
3.390
11.945
10.579
39.98
-501.0
1 102.0
.35
CURRENT
AMPS
4.835
1.060
1 .089
—
—
1 . 1 1 6
2.014
.7326
6.98
10.33 ma
1 .007
2.04
RIPPLE
MAP-P
400
95
80
150
125
32
150
70V
740
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
1896.83
7.62
3.88
—
—
—
3.78
24.06
7.75
279.06
6.66
1109-71
.72
1443.24
76.09%
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TABLE 3-XI 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 0.5AMP Vin = 200V
FUNCTION
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
V l l
V12
VOLTAGE
VOLTS
203.1
7.249
3.567
—
—
—
3-392
11.905
10.736
39.69
-499.7
1 104.4
.35
CURRENT
AMPS
6.09*4
1 .068
1 .092
—
—
—
1 . 1 1 9
2.010
.7426
3.49
10.31 ma
.501
2.04
RIPPLE
MAP-P
600
100
90
—
POWER
WATTS
1237.65
7.74
3-89
—
—
—
160 3.79
160
30
120
70V
900
TOTAL OUTPUT POWER
EFFICIENCY
23.93
7.97
138.52
5.15
553.30
.71
745.0
60.19%
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TABLE 3-XII 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 0.5AMP Vin = 300V
FUNCTION
V i n
VI
V2
V3
V5
V6
V7
V8
V9
V10
V l l
V12j
VOLTAGE
VOLTS
302.8
7.196
3.564
—
—
3.392
11 .994
10.725
39-58
-497.3
1102.5
• 35
CURRENT
AMPS
3-758
1.061
1 .090
—
—
1 . 1 1 7
2.023
.740
3.49
10.26 ma
.5019
2.04
RIPPLE
MAP-P
500
95
90
150
135
28
84
70V
640
TOTAL OUTPUT POWER
EFFICIENCY
POWER
WATTS
1137.97
7.63
3.88
—
—
3.79
24.26
7.94
138.13
5.10
553.34
.72
744.79
65.45%
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TABLE 3 - X I I I 30CM POWER PROCESSOR ELECTRICAL PERFORMANCE
WITH RESISTIVE LOAD BANK
I Beam = 0.5AMP Vin = 400V
FUNCTION
V in
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
vn
v iz
VOLTAGE
VOLTS
393 -5
7.001
3-597
—
—
—
3.466
1 1 . 7 1
10. 2k
40.1
-i*3b
1101 .3
.73
CURRENT
AMPS
2.957
1 .110
1.131
—
—
—
1.003
1.995
.728
3.50
10.20 ma
.4974
4.4
RIPPLE
MAP-P
TOTAL OUTPUT POWER
E F F I C I E N C Y
POWER
WATTS
1163.80
7.71
4.07
—
—
—
3.48
23.36
7.45
140.35
5.04
547.79
3.21
742.46
63.80%
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3.5 Design Analysis
An analysis of the 30CM ion thruster power processor was conducted
to give more details of the characteristics and performance of the
power processor. The following analyses were performed to establish
the power processor's characteristics:
o Efficiency Analysis
o Weight Analysis
o Part Count Analysis
o Reliability Analysis
3.5.1 Efficiency Analysis
Table 3-XIV lists the estimated losses in all the functions of the
power processor. The major loss is in the screen and multiple power
SCR's. Other major contributors are the power inductors, the power trans-
formers, and the SCR suppression networks which control the dv/dt.
The efficiency of the multiple output inverter is lower due to the large
number of output voltages and the losses of the output rectifiers. The
losses due to the output series diodes for arcing protection also con-
tribute to the lower efficiency of the multiple output inverter.
3.5.2 weight Analysis
Table 3-XV lists the different component weights for each function
in the 30CM ion thruster power processor. Circuit redundancy is included
in the weight analysis.
Table 3-XVI summarizes as power processor functions, the information
contained in Table 3-XV.
The multiple output supply (39.4%), the screen/accelerator supply
(37.2%), and the input filter (17.8%) account for 94.4% of the total
weight.
The multiplicity of parts in the multiple output supply contributes
to its high weight (more than four times the components in the screen/accel-
erator supply). The screen/accelerator supply is the principle supplier
of power (2.6kw) with the resultant heavier components. The input filter
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TABLE 3-XVI SUMMARY OF 30CM POWER PROCESSOR
TVBB COMPONENT WEIGHTS
ITEM
Input Filter
Beam Supply
Multiple Output Supply
Command & Protection
Telemetry
Digital Interface
TOTAL
WEIGHT
GRAMS
3419
7215
7571
175
305
537
19,222
PERCENTAGE
OF
TOTAL WT.
17.8
37.5
39.4
.9
1.6
2.8
100%
59
is designed to meet the input ripple and EMI requirements with a re-
sultant heavy input filter.
3.5.3 Part Count Analysis
Table 3-XVII lists the detail analysis of the part count for the
basic functions of the 30CM ion thruster power processor breadboard.
Redundancy is noted in the different areas and increases the total
part count. Table 3-XVIII summarizes the part count for the different
functions. The number of in-line components that can contribute to fail'
ure and have no redundancy are also tabulated.
The total part count is 3044 components of which 2041 can contrib-
ute to the power processor failure. Of the 2041 parts, 674 parts are in
the digital interface unit. The resultant part count is therefore 1367
parts which can contribute to the power processor failure.
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TABLE 3-XVIII SUMMARY OF 30CM POWER PROCESSOR
TVBB PARTS COUNT
ITEM
Input Filter
Beam Supply
Multiple Output Supply
Command & Protection
Telemetry
Digital Interface
TOTAL
TOTAL NO.
OF PARTS
15
385
1671
162
137
674
3044
IN-LINE
FAILURE
PARTS
15
299
754
162
137
674
2041
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3.5.4 Reliability Analysis
Table 3-XIX lists the summary of the failure rate for the power
processor, digital interface unit and telemetry conditioners. The
detail reliability analysis per function including reliability block
diagram is also presented.
The component failure rate is based on present flight data where
possible and does not include any long term projection of component
improvement. In comparing power processor designs, the componenent
failure rate data for the analysis should be the same.
Majority voting (2 out of 3) circuits have been used in the output
regulator control electronics in the present design. Redundancy circuit
techniques can also be used in the command and protection system and
greatly improve the basic power processor reliability without any large
penalty in weight or efficiency.
Figure 3.28 is a system reliability flow diagram for the ion engine
power processor. For convenience in parts failure rate analysis, the
parts have been organized into arrays representing functional groups of
modules.
The parts and component failure rates (Table 3-XX } were
determined in several steps. Failure rates were first associated with
parts from lists (primarily the TRW internal applicable list). The TRW
list was considered primary since (1) it basically reflects one of the
best experience samples in the industry, (2) it incorporates other
experience samples in the industry, (3) it includes a general appli-
cation adjustment for spacecraft, and (4) internal data exist for
computing or adjusting for suspected inapplicable or small sample size
cases. Other internal and external sources were also used. A few such
typical sources are listed in Table 3-XXl Sources of Reliability Failure
Rate Data. The effect of existing local and component redundancy has
been included in the failure rates in accordance with the diagram.
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SOURCE CODES
T~. TRW Current Handbook values (Draws from best source)
2. No Change
3. Composite TABLE 3-XX
COMPONENT FAILURE RATES
Components
Capacitors :
Ceramic
Ceramic 1000V MICA
Polycarbonate
Polypropeline
Tantalum
Tantalum - Solid
Diodes:
Signal
Power
Zener
Zener - Power
High Voltage
Integrated Circuits:
Digital
Linear
Magnetics:
Inductors
Inductors - AC Voltage
Transformer Signal
Transformer - Med Power
Transformer - High Power
Transformer - High Power
Relays:
Magnetic Latch (Less than
Non-Latch (Less than
Resistors:
Carbon Composition
Metal Film
Power Wire Wound
Potentiometer
High Voltage
SCR:
Low Power
High Power
Transistors:
Signal
Medium Power
High Power
^Failure Rate per 10 Hours
1
10
27
27
22
9
1.4
26
15
115
82
25
50.4
1
7.7
1. 3
10.8
35
& High Voltage 65
10,000 cycles) 5
10,000 cycles) 60
1
. 1
15
1.4
18
26
-'0
3.6
7.2
30.0
Source
1
1
1
1
1
1
2
1
1
2
2
3
2
2
2
2
2
'•'
2
2
2
I
1
2
2
1
1
2
2
3
66
TABLE XXI. SOURCES OF RELIABILITY FAILURE RATE DATA
1. "Reliability Data From In-Flight Spacecraft;
1958-1970", Planning Research Corporation,
PRC R-1453, 30 November 1971.
2. "More Reliability Data From In-Flight Spacecraft;
Planning Research Corporation, Index Serial No. - 1071,
E. E. Bean and C. E. Bloomquist, October 1971.
3. "Addendum to Reliability Data From In-Flight
Spacecraft; 1958-1970", PRC Systems Sciences Company,
PRC D-1864, 30 November 1972.
4. "Minuteman Preferred Parts List (MPPL)", TRW Systems
Group, 30 May 1973.
5. "Reliability Planning and Management", General Electric
Company, Aerospace Electronics Systems Department,
J. D. Selby and S. G. Miller, 26 September 1970.
6. "Demonstrated Orbital Reliability of TRW Spacecraft".
TRW Systems Group, Reliability Assurance Department,
Space Vehicles Division Product Assurance, D-00532,
72-2286-.257, December 1972.
7. ''Electronic Parts Failure Rates Demonstrated
By Spacecraft In Orbit"
TRW Systems Group, Reliability Department,SVD,
R.C. Billups, E.H. Barnett, and S.F. Bergen,
December 1971
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The failure rates used at present do not include growth projections
except that in three cases the parts are already highly mature
and low in failure rate.
Table 3-XXIIidentifies the failure rate of the different functional
elements using the component failure rates given in Table 3-XX.
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TABLE 3-XXII
Analysis of Power Processor Failure Rate
per Functional Elements
Function
A. Power Processor
B. Digital Interface
Unit
C. Telemetry
Circuit Description
1) Output Power Circuitry
A12, A14-A18, A45-A49, A51
2) Output Regulators
A3-A5, A39-A44, A50
3) Beam Output
A23, A29
4) Beam Inverter
A24, A27, A28
5) Multiple Inverter
A6, A8, A9
6) Auxiliary Output Power
Al, A10
11) Ramp & TLM Oscillator
A26
12) Auxiliary Supply
All
13) Command & Protection
A20, A21, A52
Subtotal
7) D-A Converters
A2, A22, A36
8) Decoder
A19, A33
9) Telemetry Data Conditioning
A34, A35, A37, A38
Subtotal
10) Telemetry Sense Circuitry
A13, A32
Subtotal
Total F.R.
Failure Rate
Part per 109 Hours
4130
1101
1699
2656
3571
1482
86
494
3258
18,477
3344
2220
3775
9,339
1557
1,557
29,373
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4.0 30CM ION ENGINE POWER PROCESSOR THERMAL-VACUUM TEST
The 30CM Ion Engine Power Processor was installed in the thermal
vacuum chamber and electrically operated to check the cable connections
and instrumentation. The chamber door was then closed and the chamber
brought to high vacuum. The cold wall was turned on and after the temper-
ature had stabilized, the power processor was turned on. The load was
the resistive load bank located external to the chamber. After initial
problems were identified and resolved, a complete thermal-vacuum test was
performed. The following functional tests were conducted:
o Start-up of the power processor at 0°F baseplate temper-
ature
o Operation of the power processor until temperature sta-
bility was obtained and the thermocouple readings recorded
to assure safe operating temperatures for all components.
o Shut-down and start-up of the power processor at high
baseplate temperature.
4.1 Thermal Vacuum Test Facility
The thermal vacuum test of the power processor was conducted in a
horizontal vacuum chamber, 6 ft in diameter by 8 ft in length. The bread-
board was suspended from overhead rails by four wires, one at each corner.
An LNp cooled cold plate was positioned directly underneath the breadboard
to simulate radiation into deep space. Lamps were positioned above the
breadboard to control the baseplate tanperature during cool-down of the
unit to 0°F.
Twenty thermocouples were mounted on the breadboard and four thermo
couples were mounted on the chamber. The thermocouples were monitored on
a strip chart recorder for a permanent record.
The load bank and control unit were placed alongside the vacuum chamber
and connections to the breadboard made through feed-thru connectors on two
access ports of the chamber.
Table 4-1 lists the thermocouple numbers and their locations.
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TABLE k-\ THERMAL VACUUM TEST
THERMOCOUPLE LOCATIONS
T.C. No, Location
1
2
3
4
5
6
7
8
9
10
1 1
12
13
14
15
16
17
18
19
20
21
22
23
2k
SCR1 Heat Sink (Beam)
SCR2 Ceramic (Multiple)
Beam Transformer
SCR2 Case (Beam)
VI I Output Rectifier
V5 Output Series Diode
SCR1 Bracket (Beam)
SCR2 Bracket (Beam)
Baseplate (End)
Baseplate (Center)
Baseplate (End)
A36 D-A Converter (Copper Strip on I.C.)
A37 A-D Converter (Copper Strip on I.C.)
Al Aux. Reg. & Ramp Gen. (Frame)
V3 Output Transformer
Beam Suppression Resistor (50Q)
SCR1 Heat Sink (Multiple)
Avc Transformer
SCR1 Case (Beam)
SCR1 Ceramic (Multiple)
Upper Shroud
Cold Plate - inlet
Cold Plate - center > Chamber
Cold Plate - outlet
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4.2 Thermal Vacuum Test Results
The unit was turned ON after temperature stability of the baseplate
of 0°F was obtained. The unit responded to all input commands. The
output voltages were normal on all outputs. After ten minutes of oper-
ation, an inverter hang-up occurred which turned the system OFF. All
the temperatures were reviewed to determine if any SCR's had overheated.
The SCR temperatures were normal. Several additional attempts were
made with similar results, i.e., the unit would operate for a few minutes
and then an inverter would experience a hang-up.
In order to isolate the problem, the multiple inverter was run by
itself. The hang-up problem remained. The chamber was brought to ambient
conditions and sense leads were brought to the outside in order to be able
to monitor the multiple inverter mainline SCR voltages and currents and
SCR gate currents. After the chamber was evacuated, the multiple inverter
was switched ON. It was observed that the lower main SCR turned on pre-
maturely for no apparent reason after approximately ten minutes of operation.
The lower main SCR was replaced and the test repeated with no problems
encountered.
The SCR's used in the inverters are constructed with no bonding between
the silicon chip and the heat sink or leads. The contacts on the chip is
held by spring tension alone. The SCR package is pressurized with 40 psi
of dry nitrogen which provides the heat conducting medium for the chip.
A leak in the case of the device would result in minimal heat sinking cap-
ability of the chip under vacuum conditions and consequent overheating of
the junctions. The junction would operate in room ambient environment but
in a vacuum environment, it would overheat.
A complete operational test was carried out under high vacuum conditions
and the detail test results are presented in Tables 4-II thru 4-V • After
operating for a few hours, Vn output transformer temperature did not sta-
bilize but kept on increasing. All other temperatures stabilized and were
within safe operating regions. The test was continued for a few more hours
to observe the VII output transformer temperature. The test terminated
when the VI1 transformer reached 350°F. Post thermal vacuum test inspection
72
revealed that the VII output transformer bond between the transformer and
heat sink had parted leaving the transformer with very little heat dis-
sipation capability which resulted in an excessive temperature rise. The
transformer was replaced with a new unit and the bonding changed. No
further problems were encountered.
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5.0 30CM ION ENGINE POWER PROCESSOR INTEGRATION TEST
The 30CM hollow cathode ion engine was installed in the test facil-
ity and operated with laboratory power supplies to determine engine oper-
ating parameters. The power processor was then integrated with the ion
engine. After minor problems were identified and resolved, the ion engine
was operated with the power processor for over 100 hours with numerous
cold engine startups. The following functional operations were demon-
strated:
1. Neutralizer keeper ignition
2. Neutralizer keeper voltage regulation
3. Cathode keeper ignition
4. Discharge ignition
5. Discharge voltage-cathode vaporizer control loop
6. High voltage application to accelerator and screen
7. Beam current regulation from 0.6 to 2.0A
8. Recovery from internal engine arcs
9. Shutdown of ion engine.
5.1 Ion Engine Test Facility
Ion engine performance test were conducted in a vertical vacuum
chamber which has been specifically instrumented for performing life and
performance testing on complete ion engine propulsion systems. The engine
is mounted at the top of the chamber and exhausted vertically downward.
Provisions are made to operate the collector and shrouds at ground poten-
tial or floating at the beam exhaust potential.
The" ion engine test facility instrument console is shown in Figure
5.1. It has the the following functional units:
1. Top, panel meters for all currents and voltages to the
ion engine.
2. Center section-left side panel, AC power control vacuum
tank controls, facility monitoring and emergency shut-
down if failure occurs in the faility equipment.
3. Center section-center panel, low voltage supply operating
at ground potential and low voltage instrumentation.
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4. Center section-right side panel, all power supplies floating
at screen potential and high voltage instrumentation. This
equipment is shielded by a plexiglas front panel for personnel
safety.
5. Bottom section-left side, accelerator power supply.
6. Bottom section-right side, screen power supply.
The ion engine/power supply wiring diagram for the test facility
is shown in Figure 5.2
5.2 Power Processor Test Fixture
A special test fixture, shown in Figure 5.3 was fabricated to facilitate
the testing of the power processor. The test fixture was constructed to
provide safety for the test personnel, to position the power processor in
the engine test facility and to monitor the performance of the power pro-
cessor.
The test fixture is covered by plexiglas on all sides to provide high
voltage isolation. The power processor is located in the top section.
Output power connectors are located on the left side. The bottom section
of the test fixture includes all the output and input instrumentation.
The DVM on the left side monitors all potentials floating at the screen
supply output and the DVM on the right monitors all potentials referenced
to ground. The command and reference generator is mounted below the DVM
on the right. It provides all the operating commands and reference voltage
levels for the power processor.
5.3 Ion Engine Integration Test Results
The 30CM hollow cathode ion thruster was operated initially using
test facility power supplies in order to check out the ion thruster and
the test facility. Several modifications to the facilities were required
such as moving the facility current meters from the return leg of each
supply to the "positive" lead because some of the output returns were
common internal to the power processor causing erroneous meter readings.
In addition, the facility supply furnishing the 200-400V power to the
power processor was improperly grounded with resulting high transient
voltages appearing on the control ground line.
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FIGURE 5-3. POWER PROCESSOR TEST FIXTURE
:
Once the facility problems were eliminated the integration of the
power processor preceded with only one problem area identified. This
problem was the inability to maintain proper operation above approx-
imately 1.6A beam current. After numerous attempts at corrective action
it was found that the output voltage specified for the Discharge Supply (V9)
was too low. Once the output voltage of the Discharge Supply was raised
the problem no longer existed.
The power processor and the ion thruster were run together for over
one hundred (100) hours under all operating conditions - start, shutdown,
arcing, steady-state at voltage and beam current extremes - with no
operational problems.
The recycle procedure following an arcing condition between points
of high potential difference within the thruster was thoroughly invest-
igated. The evolved procedure is a simplified sequence compared to
those procedures generally advocated by other investigators. The follow-
ing recycle sequence provided the optimum restart:
A. For arc duration less than 100ms.
1.) Discharge current cutback to 1/6 of normal setting
for 1.4 seconds.
2.) Main vaporizer off for 4.4 seconds.
ARC normal levelI
Discharge
Current *— 1.4 sec _* ]/6 of setting
0-
normal level
Main Vaporizer -_ j •* 4.4 sec ••_] main vap. off.
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B. For arc duration longer than 100ms.
1.) High voltage (screen and accelerator) off for 0.66 sec.
2.) Discharge current cutback to 1/6 of normal setting
for 1.4 sec.
3.) Main vaporizer off for k.k seconds
Di scharge
Current
|ARC , norma 1 1 evel
1/6 of setting
Ma ; n
Vaporizer
H i gh
0--H
normal level
j _ /. /, _Q_..| __• ...... .. _______ H.^ sec »• ;
 m ain vap. off
normal level
Voltage
 Q_ *r66 s-»; high voltage off
(- — 1 00ms
The control loops for the neutralizer vaporizer-neutralizer keeper
voltage, the cathode vaporizer-discharge voltage, and the main vaporizer-
beam current were optimized for the most stable engine operation.
An oscilloscope photograph of the screen supply startup voltage into
a high impedance load is shown in Figure 5.4. The voltage is controlled
with no spikes or overshoots. Figure 5.5 shows the screen supply startup
into an arcing ion engine load. During the arcing period, no high current
or voltage transients were present. Figures 5.6 and 5.7 show the inter-
action between the screen and accelerator currents during the startup
interval.
The high frequency noise on the power processor and ion engine was
investigated to identify any problem areas. Figure 5.8 shows the ripple
on the input and output lines of the power processor when operating into
a resistive load bank. The outputs were all operating at maximum levels.
Figure 5.9 shows the ripple on the input and output lines of the power
processor when operating the ion engine at a beam current of 1.5A.
Figures 5.10 through 5.13 show ripple currents for input current, beam
current and discharge current for beam currents of 0.768A, 1.01A, 1.505A
and 2.04A.
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Screen Voltage
V = 500v/div
T = lOms/div
SCREEN VOLTAGE DURING TURN ON - STARTUP INTO NO LOAD
Screen Current
I = 2A/div
T = lOms/div
Screen Voltage
V = 500v/div
SCREEN CURRENT AND VOLTAGE DURING TURN ON
-STARTUP INTO ARCING LOAD
Screen Current
I = 2A/div
T = 2ms/div
Accel Current
I = 200ma/div
SCREEN AND ACCELERATOR CURRENT DURING TURN ON
Screen Current
I = 2A/div
T = 0.2ms/div
Accel Current
I = lA/div
Figure 5-7. SCREEN AND ACCELERATOR CURRENT DURING TURN ON
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0- mf^ m^^ ^^ mmmmmmm^ ^^ mi 0-
lin I = 2A/div; T = 50ysec/div II I = 0.5A/div; T = 50ysec/div
0- ^^^ ^^ ^^ ^^ ^^ ^^ "^ ^^ ™ 0-
12 I = 0.5A/div; T - 50ysec/div 13 I = lA/div; T = 50ysec/div
0- mmmmmmmmmmmmi^mi^mm o-
14 I = 0 .5A/d iv ; T = 50ysec/div 15 j = l A / d i v ; T = 50usec/div
FIGURE 5.8. POWER PROCESSOR CURRENT WAVEFORMS (WITH LOADBANK)
Page 1 of 2
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0- ^^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ™ 0-
16 I = 0.5A/div; T = 50ysec/div 17 I = 0.5A/div; T = 50ysec/div
; • ««"l^ """""""l^ ™""™"i 0-18 I = 0.2A/div; T = 50ysec/div 19 I = 4A/div; T = 50ysec/div
o- mmmmmmmmmmmfmi^^^^ o-
110 I = 10ma/div; T = 50ysec/div 111 I = 0.5A/div; T = 50Msec/div
FIGURE 5.8. POWER PROCESSOR CURRENT WAVEFORMS (WITH LOADBANK)
Page 2 of 2
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tin 3 IB = 1 .5A
0-
I = 2A/div; T = 0.5ms/di'
IB @ "B - i.5A
o-
I = 0.5A/div; T = 0.5ms/di
I @ I = 1.5A
I = 0.2A/div; T = ]0ms/divI = 0.2A/div; T = lOms/di
3 @ IB = 1 . 5A I = 1-5A
0-
I = 0.5A/div; T = 0.5ms/div I = 0.5A/div; T = O.Sms/di-
FIGURE 5.9. POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE)
Page 1 of 2
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I, @ IR = 1-5A
0-
I = lA/div; T = 0.5ms/di< I = 0.lA/div; T = 2ms/div
I = lA/div; T = 0.5ms/di'
i e
: L f
o-i
I = 0.2A/div; T = 0.5ms/div
= AA/div; T = 0.5ms/dlv
l,2 § IB - 1.5A
I = 0.5A/div; T = 0.5ms/dr
FIGURE 5.9. POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE)
Page 2 of 2
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- C u r r e n t = 0 .7&8A
D i s c h a r g e C u r r e n t = 9.^
Inpu t V o l t a g e = 33?-V
Tii e ',hor i z .) = 1ms/d i v
Input Current
I = 2A/d iv
Beam Current
I = 0 .5A/d iv
J1 '1
' I fttiy.Vl
Discharge Current
I = 4A /d i v
FIGURE 5 . T O . POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE); Ig=0.768A
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Beam Current - 1.01A
Discharge Current = 10.5A
Input Voltage = 329V
Time (horiz.) = Ims/div
Input Current
I = 2A/div
Beam Current
I = 0 .5A/d iv
n-Discharge Current
FIGURE 5.11. POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE); Ig=1.01A
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Beam Current = 1.505A
Discharge Current = 1 2.5A
Input Voltage = 325V
Time (horiz.) = Ims/div
0-
Input Current
I = 2A/div
0-
Beam Current
I = 0.5A/div
55^ H»^
Discharge Current
I = 4A/div
FIGURE 5.12. POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE); ID = 1 .505AD
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Beam Current = Z.O^A
Discharge Current - 1k.3A
Input Voltage = 316V
Time (horiz.) = Ims/div
Input Current
I = ^A/div
Beam Current
I = 0.5A/div
-v r T T'yii| ir'nriy"Tir
.*.».. I.. n 'J'.».i!.'»>, /111 111. -H1 'l.i. !•' i. Discharge Current
I = Wdiv
FIGURE 5.13. POWER PROCESSOR CURRENT WAVEFORMS (WITH ENGINE); Ig=2.04A
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Tables 5-1 through 5-III show typical power processor characteristics
when operating an ion engine at a beam current of 0.68A which was the lowest
current attainable with this particular ion engine. Tables 5-IV thru 5-VI
show typical power processor characteristics at a beam current of 2A.
The very satisfactory performance of the power processor-ion thruster
combination during the integration tests emphasizes the importance of
integration testing. Only by running an ion thruster could the dynamic char-
acteristics associated with the improperly defined Discharge Supply output
voltage, the simplification of the recycle sequence, and the optimization
of the three control loops have been identified.
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TABLE 5-1 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
0.68 AMP BEAM CURRENT
200 V INPUT
FUNCTION
Vin
VI
V2
V3
Mk
V5
V6
V7
V8
V9
V10
V I I
V12
VOLTAGE
VOLTS
201 .1
6.5
6.37
—
—
--
3.6k
13-00
8.18
42.1
-502
1 101
1.64
CURRENT
AMPS
8.065
0.93
2.19
--
—
—
1 .22
1.87
0.7^
7.50
2.05 ma
0.683
4.6
OUTPUT POWER
EFFICIENCY
POWER
WATTS
1621 .90
6.04
13-95
--
--
--
4.44
24.31
6.05
315.75
1.03
751.98
7-54
1 131.09
69.74%
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TABLE 5 - 1 1 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
0.68 AMP BEAM CURRENT
300 V INPUT
FUNCTION
V i n
VI
V2
V3
'A
I
V5
V6
V7
V8
V9
V10
VI. 1
V12
VOLTAGE
VOLTS
302.2
6.50
6.0A
--
--
—
3-31
13-5
8.13
42.1
-500
1100
1.70
CURRENT
AMPS
5.11
0.93
2.07
--
--
--
1.1*4
1.88
0.736
7.60
1 .91 ma
0.683
k.6
OUTPUT POV'ER
EFFICIENCY
POWER
WATTS
15^5.30
6.04
12.50
--
—
--
3.77
25.38
5,98
319.96
0.95
751.3
7.82
1133.70
73-36%
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TABLE 5-1 I I 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
0.68 AMP BEAM CURRENT
375 V INPUT
FUNCTION
V i n
VI
V2
V3
V5
V6
V7
V8
V9
V10
V l l
V12
VOLTAGE
VOLTS
375.4
6.60
5.95
--
--
3.32
13-7
8.11
42.1
-500
1 100
1.66
CURRENT
AMPS
t.lU
0.9*
2.04
--
—
1 . 1 1
1.87
0.723
7.60
1.93 ma
0.683
4.6
OUTPUT POWER
EFFICIENCY
POWER
WATTS
1556.44
6.20
12.14
--
—
3.68
25.62
5. -86
319.96
0.96
751.3
7.64
1133.36
72.82%
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TABLE 5-IV 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
2 AMP BEAM CURRENT
200 V INPUT
FUNCTION
i
~ ' "1
Vin
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
VH
V12
VOLTAGE
VOLTS
201 .7
8.20
4.18
--
--
--
3.20
13.1
6.67
37.6
-503
1100
2.03
CURRENT
AMPS
17.147
1 .20
1.42
--
--
--
1.07
1.86
0.733
U.5
9-5 ma
2.02
k.k
OUTPUT POWER
EFFICIENCY
POWER
WATTS
3^58.57
9.84
5.93
--
—
--
3.42
24.37
4-. 89
595.2
4.78
2222.00
8.93
2829.36
81 .82%
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TABLE 5-V 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
2 AMP BEAM CURRENT
300 V INPUT
FUNCTION
V i n
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
V I I
V12
VOLTAGE
VOLTS
301 .4
7.80
4.15
--
--
--
3.04
13.7
6.52
39.6
-500
1099-5
2.01
CURRENT
AMPS
1 1.263
1 . 1 7
1-37
--
—
--
1 .04
1 .84
0.731
14.4
9.02 ma
2.03
4.5
OUTPUT POWER
EF F I C I E N C Y
POWER
WATTS
3394.84
9.13
5.68
--
—
--
3.16
25.21
4.77
570.24
4.51
2231.98
9.04
2863.72
84.35%
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TABLE 5-VI 30CM POWER PROCESSOR ELECTRICAL
PERFORMANCE
ENGINE INTEGRATION TEST
2 AMP BEAM CURRENT
375 V INPUT
FUNCTION
Vln
VI
V2
V3
V4
V5
V6
V7
V8
V9
V10
vn
V12
VOLTAGE
VOLTS
376.2
6.60
3.40
—
—
—
2.82
13-9
6.42
40.2
-500
1099-5
1.95
CURRENT
AMPS
9.057
1 .04
1.30
—
—
—
1. 01
1.87
0.719
14.5
9.16 ma
2.02
4.5
OUTPUT POWER
EFFICIENCY
POWER
WATTS
3407.34
6.86
4.42
—
—
—
2.85
25.99
4.61
582.9
4.58
2220.99
8.77
2861 .97
83.99*
100
6.0 30CM ION ENGINE POWER PROCESSOR
EMI TESTS
Electromagnetic interference tests were performed
on the 30cm power processor thermal vacuum breadboard so that
some baseline information would be available for the spacecraft
system engineers to perform interaction studies for the space-
craft and for the scientific experiments.
There was no extensive effort to design into the power
processor the capability to meet the full specification of MIL-
STD 461, Electromagnetic Interference Characteristics Require-
ments for Equipment. Good engineering practices were used in
the design of the input power filter and the application of EMI
feedthrough filters.
Two basic tests were performed and summary data are presented
of the results:
(1) Radiated narrowband and broadband of the power
processor operating with load bank simulation.
(2) Conducted narrowband and broadband interference
with the power processor and ion engine operating
near the full power conditions.
Figure 6-1 illustrates the schematic of the test setup used
during the conducted emission tests. In the radiation test, the
cabling between the power processor and load bank simulator was
about 10 feet, while the remainder of the setup was as illustrated
in Figure 6-1.
Figure 6-2 shows the narrowband radiated test data for the
power processor operating at nominal full power load condition
per the specifications contained in Appendix A into a load bank
simulator. The low frequency data points are due to the switching
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frequency of the screen inverter and its harmonics. Figure 6.3
shows the test data for the broadband radiation emission test
and includes some of the effects due to 2.41KHz oscillator and
measurement equipment in the power processor test stand.
Radiation emission tests were not taken with power processor/
ion engine combinations due to the high ambient noise level in
the ion engine test facility from the vacuum pumps and solenoid
operation. A special test facility must be developed in order to
take meaningful radiation test data.
Selected test data is presented for the narrowband conducted
emission test and includes the following lines:
• DC input power, Figure 6-4.
• Command Cable Bundle, Figure 6-5.
• Discharge Output (1/9), Figure 6-6.
• Screen Output (VII), Figure 6-7.
This data includes both the power processor and 30cm ion engine
operating together. Both MIL-STD 461, Notice 1, and Notice 3 spec-
ification limits are shown in Figures 6-4 through 6-7, and the test
data shows that Notice 3 specification is met in most cases.
Output ripple photographs of the associated lines are presented
in Figure 5-8 for the operation into a resistive load bank simulator
and Figure 5-9 for the operation of the power processor and 30cm ion
engine. Comparison of this data shows the penalty the 30cm ion engine
presents on the power processor and the reflected ripple into the
power source. Continued development work is in progress on the 30cm
ion engine to reduce this noise level basically being generated by
the discharge chamber.
The broadband conducted emission data is present in the following
figures:
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• DC Input Power Line, Figure 6-8.
• Command Cable Bundle, Figure 6-9.
• Discharge Output (V9), Figure 6-10.
• Screen Output (Vll), Figure 6-11.
Both the discharge and screen output lines are above MIL-STD
461 specification limit due to the noise being generated by the
discharge chamber of the ion engine.
Copies of the data on other output lines can be obtained from
NASA Lewis Research Center, 21000 Brookpard Road, Cleveland, Ohio,
44135, Attention Mr. J. H. Shank, Mail Station 54-4.
The conducted emission data is greatly influenced by the ion
engine operation and it is expected that with the final design con-
figuration of the 30cm ion engine, that the out-of-tolerance. con-
ditions will be minimized.
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7.0 CONCLUSIONS
The adaptability of the SCR series resonant inverter as the basic
power stage of an ion thruster power processor has been demonstrated.
The ion thruster was operated with the SCR series resonant inverter
power processor for over one hundred (TOO) hours under all operating
conditions - start, shutdown, arcing, and steady-state at voltage and
current extremes - with no operational problems and no power component
failure.
Important attributes demonstrated by the SCR series resonant inverter
are (1) ruggedness, (2) clearance of shorts within the ion thruster, (3)
adaptability to input voltages as high as 400Vdc, (4) simplicity of
design due to power handling capability, and (5) potential compliance
with EMI requirements.
The SCR power processor for an ion engine also has the ability to:
(1) isolate the input power bus from the effects of output voltage and/or
power variations; (2) prevent output fault conditions from being fed
directly back to the power source thereby avoiding collapse of the power
source; and (3) control the operational conditions of the components to
avoid their overstress during startup, input voltage variations, and
output fault conditions.
The basic design of this power processor uses a L-C series resonant
inverter which acts as a current limiting impedance between the power
source and ion engine load. The L-C tank provides the instantaneous
current limiting protection and the control electronics provides the long
term protection or current limiting by adjusting the duty cycle modulation
of the inverter stage.
The L-C series resonant inverter has another basic advantage in that
the semiconductor current is a sinewave which reduces the power semi-
conductor switching losses and which eliminates the higher order harmonics.
These higher order harmonics contribute to electromagnetic interference
both in the power processor and in other equipment on the spacecraft.
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Thermal vaccum testing of the power processor breadboard was
conducted and the following functional tests were successfully per-
formed.
• Startup of the power processor at 0°F baseplate
temperature
• Operation of the power processor until temperature
stability was obtained and the thermocouple read-
ings recorded to assure safe operating temperatures
for all components
• Shutdown and startup of the power processor at high
baseplate temperature.
The power processor was integrated with the 30cm ion thruster.
The following functional operations were demonstrated:
1. Neutralizer keeper ignition
2. Neutralizer keeper voltage regulation
3. Cathode keeper ignition
4. Discharge ignition
5. Discharge voltage - cathode vaporizer control loop
6. High voltage application to accelerator and screen
7. Beam current regulation from 0.6 to 2.0A
8. Recovery from internal engine arcs
9. Shutdown of ion engine.
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8.0 APPENDICES
The following appendices are included:
Appendix A - 30cm Ion Thruster Power Processor Specification
Appendix B - Detail Block Diagram of 30cm Ion Thruster Power
Processor
Appendix C - Mechanical Design of 30cm Ion Thruster Power
Processor
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APPENDIX A
A. 30CM Ion Thruster Power Processor Specification
The original design requirements for the 30CM ion engine power
processor contained in Amendment 1, dated 1 June 1972, were modified
by a revised requirement Amendment 3, dated 3 August 1973. The elec-
trical design of the 30CM 1on engine power processor is being designed
to these revised specifications.,
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A.I 30CM Ion Thruster Power Processor Requirements
A.1.1 Electrical Requirements
A.1.1.1. Power Input - The thermal vacuum breadboard (TVBB) shall
incorporate designs leading to eventual compatible opera-
tion with a spacecraft solar array power source consisting
of series-parallel combinations of Non P silicon solar
cells connected to provide a positive 200-400Vdc output.
The maximum no-load voltage is 420Vdc. The solar cell
array output characteristics will be influenced by power
conditioner loads, radiation damage, temperatures, dis-
tance from the Sun and Sunline orientation. The TVBB shall
provide stable operation on these static curves with an
expected transient response of the solar cells to range
between 20 to 60 ps.
For design purposes 300 volts input is considered the nor-
mal operating voltage. The input voltage variation for
which the TVBB shall satisfy the output requirement is 200
to 400 volts. The TVBB shall remain operating below 200
volts (with out-of-tolerance outputs permissible) but will
qutomatically shut off at or below 180 volts.
a. Input Filtering - The solar cell array is an inherent
unidirectional power source and is current limited.
The TVBB shall not supply reverse current to the input
power source. Any network of filtering necessary to
assure compatibility with the sol-ir cell array power
source shall be part of the TVBB.
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b. Input Ripple - The current ripple (zero to peak) gen-
erated by the TVBB on the solar panel line shall be not
greater than one percent of the average input current
c. An auxiliary housekeeping supply (for startup only) shall
be included as a part of a TVBB test support equipment.
The supply shall be 50 volts rms at 2.4KHz. Current re-
quirements shall be determined by the Contractor before the
TVBB design review.
A. 1.1. 2. Power Outputs - The TVBB electrical output requirements given
in TableA-Iand Fig.A-lare based on ion thruster input require-
ments and the thruster operating characteristics. Interconnec-
tions of the thruster and the individual supplies of the TVBB
shall be identical to those shown on Fig. 45(b) of NASA CR-120919.
All outputs shall be capable of operation between no load, full
load, overload, or short condition without any component overstress,
or excessive output voltage overshoot during both the transient
and steady-state operation.
Power matching of the TVBB load to the solar array (or solar
array simulator) will be accomplished by a central computer
external to the TVBB. For back-up purposes, the TVBB shall contain
an undervoltage circuit which automatically shuts off the TVBB at
or below 180 volts bus voltage within 1 msec.
The following paragraphs present the detailed TVBB output requirements.
Turn-on and turn-off requirements are specified in Paragraph A.1.1.4. Throt-
tling capability over a range of 5:1 input power shall be demonstrated.
In order to avoid transient overloading of the solar panel, the TVBB
peak power demand shall not exceed the steady-state demand by more than
1.0 percent.
120
r -
UJ
i.iU-J
t—4
"^
^y
UJ
C£
"^ ^
— i
CLCL
— >
CO
oe
LU
3
O
CL
o:
UJ
I—
CO
f:
1—
^o
o
ro
•i— i
i
<
LU
1
CQ
€^
1—
Ol
i— CL
CL 1
CL Q.
oi *<
c s*
0
•r— "O
+-) c"
ro ro
'•3 OJ
01 CL
0) >i
Qi t—
r^
rO »~~
C O
•t- >
E QJ
0 _l
•z.
E
3
E
• r-
X
ro
**>~
>^f—
Q.
CL3
CO
>»
CL O
CLZ
CO
.^g ^^
OJ OJ
^^ ^^ ^£ ^ft ci-3 fc-5 ^SLO ir> Ln in in ui Ln
>— ( »— 1 t— 1 1 1 1 1 t—4 1 1
d
OJ
<C <£ ct • t^ *^i — in oj «3- i — m
*^. • cf •
i — 4 - > « 3 " •*->•!-> 4 - > O J O
ro ro ro ro1 i i i t i i i
rO I> «O I> ^» ^=» ro roLn in Ln Ln
^* • ^> • • • i> !i>
l ^ ^ r o r j i ^ J - Q O r o o j o
• " — ^  ^— r-~
^> ^>
^_ ,_
C C
0 0
•»-> •!->
s_ s_
ro n}1 \ | *
to »/)
^ i I »
"-C ^C "^ C ^C '^ 1 C— *-t "-t *X
CM CM VO O ^ L n O C M C O i —
f ~* f
4-> 4-> 4-> 4 - > - l - > 4 - J + J - 4 - J
r a r O r O r o r o r o r o r o
!> ^> ^> ^» ^» ^> |^ > ^^
o o c n O C D o o o
^— ^— i— i r— r— OJ kO
O> r—
i- -i — S-S_ QJ j_ rjj
ai -4-> o o_
N ro Q_ CU
1- -r- S- <b ro CU V-
o) t- 01 s - - c > _ i < : a )
N O -t-> O Q.
• r - C L r O 4 - > i . S - L - O )
i- ro Ol r O C U QJ O) O)
O > _ C i — N l r s l t s i J x :
CL O f- 'I- -r-
<O Ol QJ COi — i — , — <U
> "O "O >r~ ro ro ro ~O
O O S- S_ S_ O
C - C . C C + - > - t - > + J j c
ra ra ro ra Ol Ol Ol <O
s : o o s : z z ^ c j
i — CM co ^ Ln <x> r^* oo
^•^
CM
5
, —
^_
v:£
< -^
, —
4J
ro
^»
f>^
n
<-t
, —
4-j
T3
•:»
O
r^-
„ — ~
CM
UJ
CD
i-
ro
JZ
U
CO
0
Ol
oi
ro
CM
: '
• r;
CO
0
0
{^ 7)
4_>
ro
^ »
O
0
LT)
tt
C\j
.
0
4.J
."3
r
o
0
r —
L.
0
4 J
to
s^
QJ
, —
01
0
0
<c
t.,.
o J
r—
,- .•
, —
-J
«t
CM
+-"
ro
>
0
0
, —
O^J
.
OJ
4 >
ro
j.
< 3
0
, — -
t=
QJ
OJ
S-
00
r -
s J
in
%. i
LO
t — <
•~4_
LA
4-*
rc
~^ *
^-j-
<J:L_T\
4— '
'U
>-
4^
—
^4—
^4--
ra
-Q
0
—
4-1
1J
C
01
rD
C
2
•
*£"
0)
t/>
s_
x:
o
0
CO
i
rv^
~r~
t^ .
O
CD
C
• r—
4J
1-
(0
-M
ul
(U
J_
«/)
0
4J
I/)
C
CD
to(U
•o
^~
ra
• r—
o
Ol
CL
VI
o
1
0
CM
+J
ra
^»
• s
1 —
c:
o
•r—
4->
U
CUI/)
>
•
^c
, —
—
.
^»
0
0
V
o
^A|
01
en
ro
-*->
r—
O
-t-J
• 1 —
3
o
S-
• , —
0
0>
Cl
o
C\J
—
121
CL
0_
00
cu
£
o
1600
1400
1200
1000
'.
-
•-f-
-ft
f
=f
r.E[
^ 1
-
:
•:•
ill
r
i
tr
0.5 1.0 1.5 2.0 2.5
SCREEN CURRENT, A.
Figure A-l. Screen Supply Power Envelope for 2A Thruster
(Max. Power, 2420 Watts)
122
a. Power Supply No.l - Main Vaporizer - The output require-
ments for Supply No. 1 are listed in Table A-I.This sup-
ply for the thruster run mode shall operate closed looped
with the screen power supply (No. 11). The feedback sig-
nal in this loop shall be derived by sensing beam current
(screen current I,, compensated by the removal of accel-
erator current IIQ). An externally supplied signal I,,R
will be compared with the feedback current I-,, and the
positive error signal A!-,., w i l l control the input of the
No. 1 supply.
The power supply shall be current limited and shall be
self-protected against overloads. The supply will operate
at spacecraft ground potential.
The transfer gain from the sensed beam current to main
vaporizer current shall be determined by the following
goal. Measured beam current shall be within +0.5 per-
cent of I - i - i n - This constraint shall be satisfied over
2:1 excursions in main vaporizer current which may be
encountered due to vaporizer aging or unusual thermal en-
vironment. Tradeoffs with respect to this goal will be
considered during integration test should instabilities
exist due to control loop interaction or high voltage
recycling. This goal shall be attained over a range of
beam current set points from 1.0 to 2.0 amperes.
b. Power Supply No. 2 -• Cathode Vaporizer - The supply shall
be capable of providing the output requirements listed in
Table A-I. The supply shall be current limited and self-
protected against overloads. The supply will operate at
spacecraft ground potential.
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During the thruster run mode, this supply shall oper-
ate in closed loop with the discharge supply (No. 9)
in order to control discharge voltage. This loop is
the supply major servo-loop. An internal minor loop
is to be provided to limit the output current to a
value proportional to a reference setpoint IOD.
L.f\
Initially, the major servo-loop is open (discharge
voltage E9 > major loop setpoint EgR) and supply No. 2
operates at the constant current mode. The major servo-
loop closes when Eg drops below EgR because the discharge
current Ig has reached the level of reference IgR and
Power Supply No. 9 starts to operate in the current lim-
ited mode. This loop is self-compensating, which means
that lowering Eg causes a reduction in Ip and a reduction
of Hg vapor flow to the discharge, resulting in a rise in Eg.
Power Supply No. 3 - Cathode Heater - The Supply shall be
capable of providing the requirements listed in Table A-I.
The output of the supply output is referenced at the
screen potential above ground.
This supply is required to operate only during startup.
Its output power shall be reduced (or turned off) once
full discharge current operation level has been achieved.
The supply shall be current limited and self-protected
against overloads.
Power Supply No. 4 •• Main Isolator and Cathode Heater -
The supply shall be capable of providing the output power
requirements listed in Table A-I. The supply shall be
limited and self-protected against overloads.
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e. Power Supply No. 5 - Neutralizer Heater - The supply
shall be capable of providing the output power require-
ments listed in TableA-I. The supply shall be self-pro-
tecting and current limited with an adjustment to allow
presetting to a level in its dynamic range.
Output insulation of 200V between input and output shall
be provided for bias operation.
f. Power Supply No. 6 - Neutral izer Vaporizer - The supply
shall be capable of providing the output power require-
ments listed in TableA-I. The supply shall be self-protec-
ted and current limited with a preset internal adjustment.
The supply will operate at spacecraft ground potential.
The output of Supply No. 6 shall be controlled by a voltage
feedback signal from the output of the Neutralizer keeper
supply (No. 7). This signal shall be compared to a voltage
reference (EyR) and the error signal generated shall be used
to control the output current. E™ shall be internally
adjustable to allow presetting E7 within the range of 10
to 20V.
The control characteristic shall be such that the constant
current Ig will be maintained until E^ drops below E™-
Below this value of E7, the current Ig will be reduced pro-
portionally with a control characteristic slope of 0.8A/V
approximately.
g. Power Supply No. 7 - Neutralizer Keeper
The supply shall be capable of providing the output power
requirements listed in TableA-I. The supply shall be self-
protecting and current limited, and have output isolation
of 200V for biased operation.
The characteristics of the supply shall be such as to pro-
vide 1000V open circuit section with sufficient current
capability to assure transition to the low voltage keeper
section following keeper ignition. The low voltage sec-
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tion shall be current regulated with an internally
adjustable preset reference I™.
This supply operates in a closed loop mode with
supply No. 6 as described in Paragraph A.1.1.2.f.
h. Power Supply No. 8 - Cathode Keeper - The supply shall
be capable of providing the output power requirements
listed in TableA-I. The supply shall provide 1000V
open circuit with sufficient current capability to
allow transition to low voltage. The low voltage
section shall be current adjustable with an internally
preset reference IgR.
Output isolation shall be provided to allow floating
at screen potential. The supply shall be self-protected.
i. Power Supply No. 9 - Discharge Supply - The discharge
supply shall be capable of providing the output require-
ments listed in TableA-I. The supply shall be self-protec-
ting and current limited, and be capable of supplying
the output at screen potential.
The discharge supply output shall be regulated (setpoint
32-40V) for discharge currents up to 17A. The output
voltage at the output terminals shall not be lower than
40V at 17A, and a minimum open circuit voltage of 60V.
A variable current limit shall be provided by means of
an external setpoint IgR. Ig shall be sensed on the neg-
ative side of the discharge supply.
This supply operates in a closed loop mode with the cathode
vaporizer supply (No. 2) as discussed in Paragraph A.1.1.2.b.
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j. Power Supply No. 10 - Accel - The supply shall be capable
of providing the power output requirements listed in Table
A-I. It shall be self-protected and capable of delivering
20mA in steady-state operation and up to 200mA for adjust-
able durations not exceeding Isec. The positive terminal
of this supply will be tied to the power processor common.
k. Power Supply No. 11 - Screen - The screen supply shall be
capable of providing the requirements listed in Table A-I.
and Fig. A-l. This supply shall be self-protecting against
shorts to ground and shorts to supply No. 10. Circuitry
shall be provided such that the capability for supplying high
current at low voltage (to clear shorts between screen and accel)
may be experimentally examined.
1. Power Supply No. 12 - Magnetic Baffle - This supply shall be
capable of providing the requirement listed in Table 1. This
supply shall be self-protecting and current limited, and be
capable of supplying the output at screen potential. A refer-
ence signal from external to the power processor shall regulate
IIP between 0 and 5A.
/A.1.1. 3. Operational Requirements
a. Overload Response - It is necessary that each individual
supply shall be protected against excessive current. It
shall be the design objective that supplies 1 through 9
be short-circuit proof and shall not be damaged even by
a permanent short. Each supply should be capable of oper-
ating with such a load condition without causing any
component to exceed the temperature allowed by reliability
assessment of the component.
Supplies 10 and 11 shall be equipped with overload trip-
ping. If current in either of these supplies exceeds
its specified trip value, various supplies shall be turned
off or set to appropriate limits at a rate and for a dura-
tion which is sufficient to prevent damage to the thruster
and the TVBB. The overload protection shall not be dis-
abled by the reset command. The TVBB shall not be damaged
by external shorts or overloads on any output, between out-
puts or from outputs to ground. Sequencing circuitry shall
be provided to assure the proper reapplication of these
supplies following the removal of the overcurrent.
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b. Protection Against Low Mode Operation - Under certain
conditions the beam current - main vaporizer loop gain
becomes negative such that an increase in main propellant
flow reduces the beam current. This condition may be
caused by transients, excessive thermal feedback to the
vaporizer, or errors in reference signals. The Contractor
shall provide the necessary controls to prevent the occur-
rence of low mode during thruster startup, throttling, or
steady-state operation. Guidelines for the design of
such controls will be sent to the Contractor by the NASA
Program Manager within one month after date of contract.
c. PS 3, 4 5 shall be operated at the startup power levels
up to emission currents of 5 amperes. Above 5 amperes
emission, PS3, 4, 5 shall be turned off. The emission
current reference point shall be adjustable such that
changes may be made to insure cathode integrity and pre-
vent propellant condensations.
d. The TVBB input power lines shall be electrically isolated
from the output power lines.
e. The TVBB shall have separate cable harnessing of input
power, output power, logic, and telemetry lines.
f. Neutralizer common shall be allowed to float with respect
to spacecraft or facility ground.
g. For a TVBB employing transistor switching inverters, fail-
ure detection circuitry shall be provided for PS9 and 11.
When a failure is detected, the standby inverter shall be
driven at the phase of the failed inverter.
Failure detection circuits shall insure continuous regu-
lated output and also protect the main bus from sustained
shorts through the power circuit.
h. Direct current heaters shall be limited to + 10% ripple.
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Command Telemetry Transfer and Computer Interfacing
The TVBB system shall be composed of an interact unit (IU)
and a power processing unit (PPU). A flow diagram (Fig.A-2)
describes the TVBB system. The interfaces are generally
defined below. Other details are itemized in paragraphs
A.I.1.4.1, 4.2, and '4.3.
a. Interface Unit - Power Processing Unit
(1) PPU turn-on and off shall be by discrete
digital commands.
(2) Reference signals shall be 0-5V analog.
(3) Telemetry shall be 0-5V analog.
(4) The IU shall use the same power bus as the PPU.
(5) The IU shall be removable from the TVBB system.
Electrical connectors from IU to PPU shall be
provided.
(6) Input and output to the PPU shall be referenced
to S/C or laboratory ground (i.e., electrical
isolation shall be performed in the PPU^.
(7) The contractor shall identify the set points which
shall be variable. A minimum of four choices (in-
cluding Power Supply off) shall be included for each
of the selected set points and one of the choices
in each instance shall be a potentiometer. The
choice shall be selected external to the power pro-
cessor.
b. Computer - Interface Unit
(1) The input and output to the computer shall employ
parallel digital logic. Signals shall be referenced
to S/C or laboratory ground.
(2) The interconnection between a computer and the
interface unit shall be made with 32 lines (sixteen
parallel in and sixteen parallel out). The inter-
face unit shall generate a flag command to signal
the computer that data has been digitized and is
ready for transfer. The IU shall be provided with
32 lines (20 feet long) which shall be terminated
at the IU with connectors. The computer to be em-
ployed at LeRC for integration test will be limited
to a data rate of 200,000 words per minute. Each
word is defined to be 16 bits long.
(3) The Contractor shall submit to LeRC a plan for digi-
tal encoding between the computer and IU. This plan
shall be submitted for LeRC review and approval within
four months after date of contract.
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LeRC Computer
Parallel
Digital
Data Note:
V
Interface Unit (IU)
A
The PPU and the IU are to be supplied
as the TVBB under this contract
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. A.1.1.4.1
PPU Turn-On and Off
a. General - The command words from the computer (16
bit parallel digital) shall be decoded in the IU
and supplied to the PPU in the form of discrete
digital commands. Command lines to the IU and
PPU shall be referenced to S/C or laboratory ground.
Digital control electronics are required to provide
timing functions for startup, shutdown and high
voltage recycling.
b. Turn-On Commands - The PPU shall be commanded on
using the following sequence and nomenclature.
(1) ON-1 command turns on PS 3, 4, 5, 7, 8 and 9.
(2) ON-2 command turns on PS 1, 2 and 6.
(3) ON-3 command turns on PS 10 and 11.
(4) Ready to respond to I,1R signals.
The time intervals between commands will be determined
by thruster characteristics and will be established
external to the TVBB.
c. Turn-Off Commands - The PPU shall be commanded off using
the following sequence and nomenclature.
(1) OFF-1 command turns off vaporizer supply No. 1 only.
(2) OFF-2 command turns off all power supplies.
The OFF-1 command shall not be nullified by overload
tripping. The capability shall be provided to nullify
the OFF-1 command by sending the ON-2 command only.
d. Recycle Procedure - Some of the arcs that occur within
the thruster or between the thruster and the facility
ground will not extinguish and must be interrupted arti-
ficially. A mechanization of PPU shutdown and restart is
as follows: Shutdown of the thruster shall be initiated
by one of the overcurrent trips as defined in NASA CR-120919,
page 109. Modifications may be made to protect the thruster
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and power processing units. Such a signal shall turn
off supplies Nos. 10 and 11, reduce supply No. 9 to a
preset current level in the range of 3 to 15A, and set
supplies 2 and 3 to their trip levels. After a delay
(that can be adjusted by changing fixed resistors) power
supplies Nos. 10 and 11 will be turned on.
Following HV on, the discharge is ramped to its ruh cur-
rent setpoint and the cathode vaporizer loop released
to reestablish discharge voltage. The main vaporizer
is then released to a closed loop configuration. Should
the arcing and restart occur after "OFF-1" command was
applied, the restarting sequence shall not nullify the
command.
An alternate recycle sequence might be as follows:
"Some of the arcs that occur within the thruster or
between the thruster and the facility ground will not
extinguish and must be interrupted artificially. The
mechanization of PPU shutdown and restart shall be as
follows: Shutdown of the thruster shall be initiated
by one of the overcurrent sensors on PS10 - Accelerator
of PS 11 - Screen. After an adjustable time limit (ap-
proximately 5 ms) after sensing an overload condition,
PS 9 - Discharge Current Reference will be reduced to
a preset current level in the range of 5 to 15A and PS 1 -
Main Vaporizer will be turned off. If the overload
clears, return PS 9 - Discharge Current Reference and
PS 1 - Main Vaporizer back to normal level. But if the
overload lasts for a longer period (approximately O.Ssec,
adjustable), turn-off PS 10 - Accelerator and PS 11 -
Screen. After O.Ssec (adjustable), turn PS 10 and PS 11
back on and after 2 sec, return PS 9 - Discharge Current
Reference and PS 1 - Main Vaporizer back to normal, if
overload is cleared."
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Should the arcing and restart occur after "OFF-1"
command was applied, the recycle procedure shall
not nullify the command and restart PS 1 - Main
Vaporizer.
(The PS 8 - Cathode Keeper, and PS 2 - Cathode
Vaporizer control loop shall not be disabled during
the overload condition-^
Recycle Counter - A circuit shall be provided to count
the number of recycles (trips). A 4.5 +0.5V signal
shall be telemetered if the trip rate exceeds 10 trips
per minute. This signal shall turn off PS 10 and 11.
This signal shall be an output similar to the telemetry
data.
A.1.1.4.2 Reference Signals
a. General
All reference signals shall come to the PPU interface
in the form of 0-5V analog signals. Electrical isola-
tion shall be provided within the PPU.
b. Beam Current Reference
The analog signal required to set the ion beam current
level will be supplied in the form of 1,,R from the IU.
The value of this reference signal will be continuously
varied from 1.13Vdc (1^ = 0.5A) to +5Vdc (1^ = 2.2A).
The PPU shall not respond to a reference signal greater
than 5.1V.
c. Discharge Current Reference
The analog signal required to set the discharge current
IqR shall be derived from the IU. The value of this
reference normally will be continuously varied from +1V
(3A) to +5V (17A). The PPU shall not respond to a ref-
erence signal greater than 5.1V.
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d. Screen Voltage Reference
A computer external to the TVBB will be programmed to
provide the appropriate reference signal to the PPU
via the ID to insure constant thruster effective speci-
fic impulse over the throttling range. The analog
reference to the PPU shall be varied from 0V (0V) to
+5V (1500V). The PPU shall not respond to a reference
signal greater than 5.1V.
e. Magnetic baffle current: 0 to 5A
A.1.1.4.3 Telemetry Outputs
a. Digital telemetry (TM) outputs (from the interface
unit) shall be provided to monitor supply outputs
shown in TableA-II Emission current and beam current
shall be telemetered rather than IQ and I,,. The
analog TM output from the PPU shall be isolated in the
PPU.
b. Amplitude - The PPU shall provide analog signals to
the interface unit. The analog signals shall continu-
ously and linearly represent a given parameter from
OVdc to 5Vdc as described in Table A-II Analog signals
shall not, under any condition, exceed the range -IV
to 7Vdc.
c. Telemetry Source Impedance and Loading - The source im-
pedance uf telemetry signals shall be lOKft or less.
The PPU shall not be inhibited from proper operation
by TM loads (such as short-circuit) or by externally-
induced TM line noise or EMI.
d. Normal Telemetry Accuracy •• Calibration accuracy of +5
percent of full scale setting will be provided, with a
maximum design drift of 2 percent over 10,000 hours of
operation for all TM signals, except as noted below.
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TABLE A-II TELEMETRY
(Prior to A/D conversion; 0-5V range)
Supply Current (A)
1
2
3
4a
6^
7
8
9
10
11
12
13
(1)
(2)
Main vap.
Cathode vap.
Cath. heat.
Main isolator
Cathode isolator
Neut. heat.
Neut. keeper
Neut. keeper
Cathode keeper
Discharge
Accelerator
Screen
Recycle counter
Magnetic baffle
Must measure emission
0-2
0-2
0-10
0-2
fcfo
0-2
0-4
0-1
0-20(1)
0-0.05
0-2.5^)
0-5
current.
Voltage (V)
0-30 (0-3V)
30-1030 (3-5V)
0-30 (0-3V)
30-1030 (3-5V)
0-50
0-1000
0-1500
4.5
Must measure beam current.
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e. High Accuracy TM Signals - Telemetry data from Ig,
K,, Eg, E-JQ and E,, must be of high accuracy. Over
the temperature range 15°C to 75°C, these signals
shall have a calibration accuracy equal to or better
than 0.5 percent of actual value plus 0.5 percent
of full scale.
f. Telemetry Grounding - A separate TM signal return
line shall be provided at ground potential.
A.1.1.5. PPU Internal Grounding - The PPU internal grounding shall
be designed to minimize all interactions which are not a
part of the primary conditioning or control function.
Specifically, integrated circuits, referenced internal
bus voltages, feedback circuits and telemetry data shall
be protected from power transients. Separate (parallel)
"power" and "signal" ground points shall be used to pre-
vent power transient currents from passing through the
signal ground point. The telemetry "return" or ground sha
shall be connected to the signal ground at the PPU. Power
returns shall be floating with respect to system ground
(spacecraft or laboratory grounds). Power supplies shall
not use signal or telemetry return lines for power returns.
A voltage detection circuit shall be provided to clamp
between neutralizer common and system ground when the
voltaqe exceeds 75 volts.
A. 1.1 -6. Design Breadboard Model Reliability -• Based on the thermal
environment defined in this specification, the contractor
shall compute the expected reliability for 10,000-hour
operation. This computation shall be documented along with
assumed failure rates and parts count. Methods for improv-
ing reliability shall be made a part of the reliability
analysis. A design goal for the reliability "improvement"
analysis is the reliability value specified for the engineering
model of 0.96 for 10,000 hours.
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7. Efficiency
a. Average Volt-Ampere Efficiency - This is based on
the ratio of average power in. In this case, the
"average" is based on average reading dc meters for
dc input and output and on rms meters for ac outputs
measured at the PPU. If the ac component (ripple)
imposed on the dc values is reasonably small, and if
the ripple current and voltage are in phase (nonreac-
tive), this average E-I efficiency is identical with
the thermal efficiency based on the ratios of output
power to output power and dissipation.
b. Breadboard Model Efficiency - The PPU shall be evaluated
per paragraph A.1.1.7a. Using this definition of
efficiency, the design goal for the "average volt-
ampere" efficiency is 91 percent at full power and
400V input. The contractor shall measure the effi-
ciency at various conditions over the operating range
of input and output power. Efficiency tradeoffs,
particularly with cost, shall be noted in the effici-
ency analysis.
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APPENDIX B
B. Detail Block Diagram of 30CM Ion Thruster Power Processor
Figure B-l illustrates the block diagram of the 30CM ion thruster
power processor. Power flow of the 200V to 400Vdc solar array is through
a common input filter into two SCR series inverters.
The input filter is a two-stage LC network for filtering the high
ac current drawn by the inverters. A common input filter is used to
reduce the total filter weight of the power processor.
Series Inverter No. 1 is the multiple output inverter. It provides
a constant current source to all its loads which are connected in series
and runs at a constant frequency. The multiple output inverter supplies
the following transformers.
o VI Main Vaporizer supply
o V2 Cathode Vaporizer supply
o V3 Cathode Heater supply
o V4 Isolator supply
o V5 Neutralizer Heater supply
o V6 Neutralizer Vaporizer supply
o V7 Neutralizer Keeper supply
o V8 Cathode Keeper supply
o V9 Discharge supply
o V12 Magnetic Baffle supply
o VAux Auxiliary supply
Series Inverter No. 2 supplies the V10 and VI1 outputs (screen and
accelerator). Its operating frequency varies proportional to the output
power.
B.I Multiple Output Inverter
The sinusoidal current I flowing through the series connected output
transformer string is a constant frequency, constant amplitude current.
The turns ratio of the series connected transformers determine the power
sharing of the series string. Regulation of each output is achieved by
phase firing of the shunt transistor or SCR which shunts the transformer
secondary current thus regulating the output.
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FIGURE B.I. 30CM TON ENGINE POWER PROCESSOR BLOCK DIAGRAM
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B.I.I Output Regulators
Detail block diagrams are given in the following sections for all
the regulating loops. The ASDTIC control system is applied wherever
possible to improve both regulation accuracy and regulator feedback
control loop stability.
B. 1.1.1 VI, Main Vaporizer Supply
Figure B.2 shows the detail block diagram for the VI supply. Con-
stant frequency of 20kHz from the multiple output inverter excites the
primary of the current transformer Tl. To control the output current
and voltage, shorting transistor Q is turned on which places a short
across winding N3 and all the secondary current transfers from winding
N2 to winding N3 and zero power flows in winding N2.
Three regulating loops control the VI power.
o VI voltage limiting by means of T2 and operational
amplifier Ul
o IT current limiting by means of operational ampli-
fier U2
o Screen current control by means of operational ampli-
fier U3.
The first two loops are for maximum current and voltage limiting. The
current loop has three externally selectable reference levels for varying
the current limit points. The third loop controls the ion engine beam
current flow by varying the power applied to the vaporizer. The current
regulating loops utilize the ASDTIC principle for regulation. The ramp
function is added to the output of the operational amplifier to obtain
regulator stability when operating in a constant frequency system.
To limit the output at no load operation, a power zener diode VR1
conducts and clamps the maximum output voltage. Because the VI output
is referenced to ion engine ground, the +1.5KV output can arc over to
the VI output and cause excessive voltage to appear on the output power
components. To protect the output power components, blocking diode CR1
is inserted in series with the output line.
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B.1.1.2 V2. Cathode Vaporizer Supply
Figure B.3 is the block diagram for the V2 supply. The supply has
three control loops.
o V2 voltage limiting by means of T2 and operational
amplifier Ul
o 12 current limiting by means of operational amplifier U2
o V9 voltage control by means of operational amplifier U3.
The first two loops control the maximum output voltage and output current.
The current limit point is externally adjustable in three discrete steps.
The third loop controls the discharge voltage of the ion engine arc source
by varying the cathode vaporizer output power. The discharge voltage
level is externally adjustable in three steps.
Output zener diode VR1 limits the maximum no load output voltage
and CRT protects the output circuitry from overstress during arc over of
the beam supply.
B.I.1.3 V3. Cathode Heater Supply
Figure B.4 is the block diagram for the V3 supply. Voltage and
current limiting is provided with three externally adjustable current
limit points. The output of the V3 supply floats at the 1.5KV screen
potential. Transformers Tl and T2 have shields between the high voltage
winding and the rest of the transformer for isolation purposes.
Output zener diode VR1 limits the maximum no load output voltage and
CR1 and VR2 protect the output circuitry from overstress during arcs.
B.1.1.4 V4, Isolator Supply
Figure B.5 is the block diagram for the V4 supply. Voltage and
current limiting is provided with three externally adjustable current
limit points. The output of the V4 supply floats at the 1.5KV screen
potential. Transformers Tl and T2 have shields between the high voltage
winding and the rest of the transformer.
Output zener diode VR1 limits the maximum no load output voltage
and CR1 and VR2 protect the output circuitry from overstress during
arcs.
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B.I.1.5 V5, Neutralizer Heater Supply
Figure B.6 is the block diagram for the V5 supply. Voltage and
current limiting is provided with three externally adjustable current
limit points. The output of the V5 supply is at neutralizer common
which is clamped to spacecraft ground with a zener diode.
Output zener diode VR1 limits the maximum no load output voltage
and CR1 protects the output circuitry from overstress during arc over.
B.I.1.6 V6, Neutralizer Vaporizer Supply
Figure B.7 is the block diagram for the V6 supply. The supply
has three control loops.
o V6 voltage limiting by means of T2 and operational
amplifier 111
o 16 current limiting by means of operational amplifier U2
o V7 voltage control by means of operational amplifier U3.
The first two loops control the maximum output voltage and output current.
The current limit point is externally adjustable in three discrete steps.
The third loop controls the V7 (neutralizer keeper) voltage to maintain
stable neutralizer operation. Three external reference points allows
variation of the neutralizer keeper voltage.
Output zener diode VR1 limits the maximum no load output voltage
and CR1 protects the output circuitry from overstress during arc over
of the beam supply.
B.I.1.7 V7, Neutralizer Keeper Supply
Figure B.8 is the block diagram for the neutralizer keeper supply.
Constant ac current from the multiple output inverter power stage feeds
the primary winding on Tl, the main power transformer and T3, the 1000V
booster transformer.
During startup, the keeper load impedance is very high and trans-
former T3 supplies 20mA average current to the output capacitor Cl. The
output voltage across Cl builds up until the clamp zener VR2 across
winding N3 of T3 starts conducting and limits the output voltage at
lOOOVdc. Diode CR1 isolates the high voltage from appearing on the 20V
output capacitor Co. During turn-on of the keeper supply, the output volt-
age makes a smooth transfer from the high voltage (1000V) to the low voltage
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high current (20V state. Diodes CR2 and CR3 are for arc protection.
The control system has two feedback loops:
o Output current regulation by means of operational
amplifier U2
o Output voltage limiting by means of T2 and operational
amplifier Ul.
The output of the operational amplifier and ramp function controls the
shorting transistor Q to provide the necessary output control.
B.I.1.8 V8, Cathode Keeper Supply
Figure B.9 is the block diagram for the cathode keeper supply. Its
design is very similar to the neutralizer keeper supply V7 described
in Section B.I.1.7, except that the V8 output must float at the +1.5KV
screen potential.
All electronics are at ground potential since voltage isolation
is provided by the magnetic voltage and current sensing.
Transformers Tl, T2, and T3 have shields between the high voltage
winding and the rest of the transformer for isolation purposes.
B.I.1.9 V9. Discharge Supply
Figure B.10 is the block diagram for the discharge supply. Constant
ac current from the multiple output inverter power stage feeds the primary
winding on Tl, the main power transformer and T3, the 60V booster trans-
former. Output energy flows into winding N2 on transformer Tl and is
rectified and filtered by the output filter capacitor Co. Power regula-
tion achieved by the shorting SCR's across winding N2 on transformer Tl.
During startup, the discharge load impedance is very high and trans-
former T3 supplies 20mA current to the output capacitor Co. The output
voltage across Co builds up until the output zeners VR3 and VR4 starts
conducting and limits the output voltage to 63Vdc. A smooth transfer is
made from the high voltage to the low voltage high current state. Power
zener diodes VRl and VR2 limit the maximum no load voltage of transformer
Tl.
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The V9 discharge supply has two feedback loops:
o Output voltage limiting by means of operational
amplifier Ul.
o Output current regulation by means of operational
amplifier U2.
The first loop limits the maximum output voltage across transformer Tl.
The external command reference 19 controls the operating point of the
discharge supply during steady-state operation. The current regulating
loop incorporates the ASDTIC amplifiers for control where the secondary
ac current signal is fed into operational amplifier U2, through gain
adjusting resistor R3 and the dc output current signal from a two core
series connected magnetic amplifier through gain adjusting resistor R4.
The dc loop provides the high static accuracy and the ac loop provides
regulator stability characteristic and eliminates the time constant in
the magnetic current sensing amplifier.
The output of either operational amplifier operates the threshold
detector depending on the mode of operation, i.e., voltage or current
regulation. The ramp function is added to the output of the operational
amplifier to obtain regulator stability when operating in a constant fre-
quency system. The signal then goes to the SCR firing network which pro-
vides trigger power to the shorting SCR and also provides output/input
isolation since the output of the discharge supply floats at the +1.5KV
screen potential and the control electronics are at ground potential.
B.1.1.10 V12. Magnetic Baffle Supply
Figure B.ll is the block diagram for the magnetic baffle supply.
Voltage and current li m i t i n g is provided with an external command
reference 112 controlling the current limit level. The output of the
V12 supply is floating at the +1.5KV screen potential. Transformers Tl
and T2 have shields between the high voltage winding and the rest of
the transformer.
Output zener diode VR1 limits the maximum no load output voltage
and CR1 and VR2 protect the output circuitry from overstress during
arc over.
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B.I. 1. 1 1 VAUX, Auxiliary Supply
Figure B.12 is the block diagram for the internal auxiliary power
supply. Constant current from the multiple output series inverter
passes through the primary winding Nl and feeds all the secondary loads.
The power transformer provides power at the different ground returns
for the internal loads of the power processor.
The loads are:
1) +15V, -15V, +5V at input power return
2) +15V, -15V, +5V at command ground return
3) +15V, -15V, at output engine ground return.
Voltage regulation is achieved by sensing the +15V output and controlling
shorting transistor Q across winding N2 by operational amplifier Ul.
B.1.1.12 Ramp Generator
In a constant frequency system, it was found that an inherent in-
stability was caused by an increase of the B/M ratio, where B is the
average load current, and M is the peak current. It was found that,
when the ratio reaches beyond a certain critical value, the regulated
system becomes unstable. A means of modifying the system and improving
the stability was accomplished by adding another ramp function to the
existing integrator ramp during the on-time.
B. 2 Screen_ Current-Main Vaporizor
In order to improve the accuracy of the ion engine thrust, the
accuracy of both the screen voltage and screen current must be held to
very tight tolerance.
The Ana log-Signal-to-Discrete-Time-Interval-Converter (ASDTIC)
control system has been adapted to the regulation of the beam output
voltage.
Figure B.13 illustrates the mechanization of the ASDTIC control
system to the screen current-main vaporizer control. In this configuration
the screen current is the main feedback loop. The energy, being delivered
to the main vaporizer, forms the high frequency ac loop. By utilizing
the ASDTIC control principle, tight control of the screen current is
possible.
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FIGURE B.I2 VAUX SUPPLY BLOCK DIAGRAM
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B.3 Screen (VII) and Accelerator (VI0) Supply
The screen and accelerator supply obtains its power from a SCR
series resonant inverter. The configuration of the inverter is ident-
ical to the multiple output inverter with the exception of different
L and C values.
Figure B.14 is the block diagram for the V10 and Vll power supplies.
Both high voltage outputs are cimbined into a single power stage in
order to reduce overall part count. The current flowing through trans-
former Tl when the SCR's are conducting develops a voltage which is
rectified, filtered and delivered to the load. Regulation is achieved
by sensing the Vll output and then controlling the repetition rate of
the SCR's. Output current limiting resistors RLl and RL2 control the
peak current that can flow from the output filter capacitors Cl, C2 and
C3. The limiting resistors not only limit the peak discharge current
but also control the transient voltage that can appear on the cabling
to the engine and the separation of the output ground from the engine
ground during transients.
The screen/accelerator supply has two regulating loops in addition
to a series regulator for the accelerator output.
o Vll output regulation by means of operational amplifier
Ul.
o IIQ overload control by means of operational amplifier
U2.
The voltage regulating loop incorporates the ASDTIC control system to
maintain output regulation accuracy and regulator stability. The dc
loop senses the Vll output voltage and the ac loop senses the stored
energy in the output capacitor Cl by means of a current transformer.
The I]Q overload control comes into action during shorts on the V10
output and protects the N3 winding from damage since N3 is designed to
pass only 200mA instead of 2.2A which is the total capacity of the series
resonant inverter. The output signals from the operational amplifiers
control the threshold detector, the input/output ground isolation circuit,
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and the control logic for the SCR series inverter. The input/output
ground isolation separates the output ground return from the input
power ground return for the SCR series inverter control logic.
Since the output voltage of VI1 is variable from llOOVdc to IBOOVdc,
a series regulator was incorporated into the -lOOOVdc supply. The
series regulator is short circuit protected by the fact that it is
driven from a current limited source.
B.4 Input Filter
The input filter design consists of a two-stage LC network for
filtering the high ac current drawn by the inverters to 1% rms of the
maximum input average dc current. A common input filter is used to
reduce the total filter weight of the power processor. Minor cross
coupling exists between the two inverters because of the common input
filter, however, the regulator action of the two inverters will eliminate
this modulation from appearing in the output loads and the input filter
will attenuate the cross coupling signal to less then 1%. The input
filter schematic is shown in Figure B.15.
B.5 Command and Protection
The command and protection circuitry of the power processing unit
provides all the necessary commands for startup and shutdown of the
processing unit. It also provides automatic rscycling of the power pro-
cessor in the event of any arcs that occur within the thruster or be-
tween the thruster and the facility ground. The block diagram of the
command and protection system is shown in Figure B.16. The power pro-
cessor is shutdown when an out of tolerance condition exists on the 200
to 400Vdc input bus or the internal +15V bus. The fault clearing system
for the power processor comes into play when an overload on the beam
or accelerator current is sensed and if the overload persists for a finite
time, then the main vaporizer is turned off and the arc current reference
is cut back. After a set delay, the outputs are recycled back on and the
inverter is allowed to return to normal operation.
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B.6 Digital Interface Units
The digital interface unit is designed to transfer 16 bit digital
words between a computer and the power processor. The input and out-
put data from digitized command and telemetry unit will be in 16 bit
serial or parallel format where the first 6 bits will be the address
or identification and the last 10 bits will be data either input analog
commands, on/off commands, or input data and analog data from the tele-
metry monitors. Figure B.17 shows the block diagram of the digital
interface unit for the 30CM Ion Engine Power Processor. The digital
interface unit is broken down into two major sections, the command unit
and the telemetry unit. In the command unit, 16 bit words are shifted
into a shift register and from there, they go to the address decoder,
D-A converters and the command decoder. The address decoder decodes
the first 6 bits and commands the locations for the remaining 10 bits.
The command decoder decodes the power processor ON/OFF commands and the
discrete reference signal commands. The D-A converters transform the
10 bit digital signals to analog voltage and current reference signals.
The resolution of the analog reference is one part in 2 or one part
in 1024 or +_ .098%.
The second section of the ditigal interface unit is the telemetry
unit. A solid state analog switch is used to commutate the telemetry
channels. The output of the analog switch goes to an A-D converter and
then to the telemetry sequence unit where an address is assigned and then
to the telemetry sequence unit where an address is assigned and then to
the shift register which outputs the data to the computer. For high
accuracy data, a 8 bit data word is assigned providing a resolution of
one part in 256 or j^O.39%. The low accuracy data is subcommutated which
means that two additional bits would be used for the subcom address and
six bits for data. The accuracy of the data is one part in 64 or + 1.56%.
The high accuracy data channels are 19 (discharge current), V9 (discharge
voltage), 111 (screen current), Vll (screen voltage). All the other tele-
metry channels are low accuracy data channels.
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FIGURE B.I7. DIGITAL INTERFACE UNIT BLOCK DIAGRAM
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B.7 2.41kHz Auxiliary Supply
Figure B.I8 is the block diagram for the 2.41kHz auxiliary house-
keeping power supply. This supply is required to power the digital
interface unit and the command and protection unit when the power pro-
cessor inverters are not turned on. The power for this supply comes
from a 2.41kHz, 50V rms squarewave voltage. A current limiting stage
is incorporated before the power transformer to limit Input current
to 1A for protection of the 2.41kHz power bus.
The outputs of the 2.41kHz power supply are connected in parallel
with the internal auxiliary power supply. When the Internal auxiliary
supply is on, no power is drawn from the 2.41kHz supply.
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APPENDIX C
C. Mechanical Design of 30CM Ion Thruster Power Processor
C.I Thermal Vacuum Breadboard Mechanical Design
The 30cm ion engine power processor breadboard mechanical design
includes the following features:
Operation in a thermal vacuum environment
o Separation of control circuit, power circuits and high
voltage circuits
o Grouping of control circuit components into removeable
modules for maintainability and tests
o Layout of power components and component mounting procedure
to minimize component temperature rise
o Separation of signal lines from power lines for noise
isolation
o Easy removal of digital interface unit
o Separate input and output connectors providing isolation
of functions
o Packaging technique to control electromagnetic conducted
and radiated interference
The size of the baseplate has been selected to control the maximum
baseplate temperature to 140°F. The minimum temperature is controlled
by spacecraft louvers and no heater has been incorporated in the power
processor design.
No attempt has been made in the mechanical design to demonstrate
packaging weight penalties and to demonstrate meeting shock and vibration
control.
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C.2 Mechanical Layout
; I
Figure C.2-1 shows the mechanical layout of the power processor.
Its overall envelope dimensions are 145cm (57 1n) x 66cm (26 1n) x 13.6cm
(5.38 1n) high. The unit is designed to operate in a thermal vacuum
environment.
The breadboard was layed out in such a fashion so as to optimize
the power flow from input to output, to separate the high voltage circuitry
from the low voltage circuitry, to determine optimum grouping of components
so that noise coupling from the high power circuitry to the control cir-
cuitry would be minimized and to determine the interwiring between functions,
The baseplate of the unit is a sheet of 60 mil aluminum 57 in long by
26 in wide. A rib one inch in from the edge is welded completely around
bhe baseplate to give it structural rigidity. The outside rib is also used
to mount the input and output connectors to the power processor. Five cross-
ribs are welded onto the baseplate to give additional rigidity for the
center of the baseplate.
The input power comes into the input filter area at the top of the
baseplate through connector Jl and then into the beam supply inverter.
The multiple output inverter is on the right side of the breadboard. All
of the output circuitry is located near the bottom of the breadboard close
to the output connectors. The high voltage outputs are on the right side
and the low voltage outputs are on the left side of the power processor
breadboard. The low level control cards are mounted near the top and left
side of the breadboard away from the high power circuitry which is located
near the center and bottom.
Figure C.2-2 shows a typical output board. This board is for an
output referenced at engine ground. The aluminum plate acts as a heat
sink to conduct the heat dissipated by the power components on the board
to the baseplate where it is radiated.
Figure C.2-3 shows an output board where the output is referenced
at the screen potential. The components mounted on the board are isolated
with beryllium oxide washers for high voltage insulation. The output board
itself 1s further isolated from the baseplate by the use of beryllium oxide
insulators.
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C.2 Mechanical Layout (Cont'd)
Figure C.2-4 shows a photograph of the power processor breadboard.
Fabrication has not been completed but most of the control cards have
been mounted. Also shown is the control signal cable elevated from the
baseplate. The output connectors are mounted on the rear panel shown.
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C.3 Control Electronic Cards
The control electronic cards are fabricated on 5 in x 10 in and
5 in x 5 in assemblies with Cannon D type connectors for easy removal.
An aluminum frame around the card provides a means for mounting the
assembly to the baseplate and also provides mounting for the Cannon
connector. Two types of control cards were fabricated. Printed circuit
cards were used where circuit commonality enabled several cards of one
type to be used i.e., the inverter logic cards and all the output regulator
cards. The output regulator cards were made for the worst case and parts
deleted in the construction of the board for a particular regulator.
Figure C.3-1 shows a typical printed circuit card, in this case an
inverter logic card. Where there was no commonality, hard wiring was
used to fabricate the cards. The control logic and digital interface
cards were constructed in this manner. Figure C.3-2 and C.3-3 are typical
hard wired cards.
On both the printed circuit cards and the hard wired cards, sockets
were used for all integrated circuit chips for ease of replacement. In
addition all of the transistors on the hard wired cards are mounted in
sockets.
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C.4 Thermal Control
The 30 cm Ion Engine Power Processor Electrical Breadboard
nas a power dissipation of 570 watts. Due to this high dissipation,
a thermal control study had to be made to assure that the electronic
components in the unit operated at a reasonable temperature. The
unit was designed to operate in a thermal vacuum environment.
The principle means of heat transfer is by means of thermal
radiation to a simulated deep space environment (a cyrogenic Liquid
Nitrogen tank). The baseplate was sized to have an adequate surface
area to radiate away the 570 watts. The circuit cards and components
are distributed so that the power dissipation is spread over the
baseplate. The placement of components and cards was a trade-off
between the electrical circuit requirements and the thermal dissipation
requirements. Also certain critical components were looked at 1n
detail.
All of the heat transfer was assumed to be out of the bottom
of the Breadboard baseplate. The bottom surface of the baseplate
is painted flat black to improve the aluminum surface emissivity.
F1gC.4-l 1s a plot of the surface area versus the average baseplate
temperature. The baseplate has a surface area of 10.3 square
feet, therefore, from F1gC.4-l the average baseplate temperature
is 140° F. This is a reasonable baseplate temperature because
most spacecraft have platform temperatures of between 120 F and
160 F. Therefore, the baseplate size of 57" X 26 X .040 thick
appears to be adequate to handle 570 watts of dissipation.
In order to minimize the temperature gradients in the base-
plate, care was taken in locating circuit cards and critical high
dissipating components. The baseplate was divided into areas
allocated for various functions. The size of the area is a function
of the power dissipation. The area allotted per watt was between
2.5 and 3.0 sq. 1n. per watt. The variation is due to that fact
that some of the areas are shaded by the radiation fins for the
SCR's . The power dissipation distribution is shown in Fig C.4-2
Certain critical components were analyzed in detail. These
were the high dissipating SCR's and the magnetics. The SCR's are
dissipating approximately 50 watts and 80 watts. The dissipations
of the magnetics varied from 6 watts to 35 watts.
178
The eight critical S C R ' s are mounted in pairs. They are
designed to operate at a 230°F (110°C) under the worst case.
The Beam S C R ' s (2 pair) were designed for a worst case dissipation
of 80 watts. The SCR's in one locale may be dissipating 40 watts
each, or one may be dissipating 80 watts while the other is not
operating. Although the total dissipation in one spot on the
heatsink are the same, obviously, the worst case is when only one
of the S C R ' s is on. This case will place the highest stress on
one SCR. The junction to case temperature drop is 36 F. The mounting
temperature drop with a BeO washer and a tru cast interface is 27 F.
Therefore, the radiating fin for the SCR pair had to be designed
to have a 167 F temperature under the S C R ' s . A computer program
was set up to obtain the required thickness of the heatsink. For
analysis, the fin was assumed to be radial and tapered. The results
of the analysis is shown in Fig C.4-3. A similar analysis was done
for the multiplier inverter S C R ' s (2 pair) which were designed for
50 watt dissipations. The results are shown in Fig C.4-4. For
manufacturing ease, the radial tapered fin was approximated by a
rectangular plate with stepped thicknesses.The rectangular fin was
attached to the bottom of the baseplate.
The other set of crit ical components that were analysed in detail
were the magnet ics. The thermal problem is magnified because of the
high dissipat ions and the large number or layers of insulation that
is required to prevent voltage breakdown. The operating voltages for
the magnet ics are 700 volts and 1500 volts. It was necessary to
minimize the thickness of the potting material under the magnetics
and to use trucast, relatively high thermal conducting epoxy, as an
encapsulating material. A typical magnetic is shown in Fig C.4-5.
Based on this configuration the internal temperatures of the magnetics
were calculated. FigC.4-6 summarizes the results of the thermal
calculat ions. These temperatures are below the maximum al lowable of
257 F (125 C).
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C.5 Cabling
The cabling of the power processor is accomplished so that the high
power cables do not interfere with the low power control cables. The
power cabling is put against the baseplate. The input power comes
through the input power connector, the input filter and directly into the
high power beam series resonant inverter and then the power lines lead
to the lower power multiple output inverter. In this manner, the power
cabling length and weight is minimized.
The low level control signal cable is elevated above the baseplate
by about four inches. In this way, physical separation is obtained from
the power cabling which is directly against the baseplate and coupling
between the two is minimized. The routing of the control signal cable
is shown in Figure C.5-1.
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C.6 Connectors & EMI Control
All input and output power lines have feedthrough filter assemblies
to control the radiated and conducted interference level from the power
processor. Figure C.2-1 shows the location of these filter assemblies
near the power connectors and the location of all connectors.
The following is a list of connectors used for the power processor:
1) 200-400Vdc input power
2) 2.41kHz input power
3) Command lines to digital interface unit
4) Telemetry lines from digital interface unit
5) Low voltage outputs VI, V2, V6 & spacecraft return
6) Neutralizer low voltage outputs and return
7) Keeper output - (HV)
8) Screen (HV)
9) Accelerator (HV)
10) Screen return (HV)
11) V12 (HV)
12) V4 (HV)
13) V3 (HV)
14) V8 (HV)
15) High outputs return (HV)
16) V9 (+) (HV)
17) V9 (+) (HV)
18) V9 (-) (HV)
19) V9 (-) (HV)
High voltage connectors type Amp LGH-1/2 have been indicated.
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